

Table of Contents

| | | | |
|---|-----------|--|-----------|
| 1 特性 | 1 | 8 Detailed Description | 15 |
| 2 说明 | 1 | 8.1 Functional Block Diagram..... | 15 |
| 3 Revision History | 2 | 8.2 Device Functional Modes..... | 17 |
| 4 Description (Continued) | 3 | 8.3 Programming..... | 18 |
| 5 Pin Configuration and Functions | 4 | 9 Application Information Disclaimer | 25 |
| 6 Specifications | 5 | 9.1 Application Information..... | 25 |
| 6.1 Absolute Maximum Ratings..... | 5 | 9.2 Typical Application..... | 25 |
| 6.2 ESD Ratings..... | 5 | 10 Power Supply Recommendations | 27 |
| 6.3 Recommended Operating Conditions..... | 5 | 10.1 Power-On Reset Requirements..... | 27 |
| 6.4 Thermal Resistance Characteristics..... | 6 | 11 Device and Documentation Support | 29 |
| 6.5 Electrical Characteristics..... | 6 | 11.1 Trademarks..... | 29 |
| 6.6 I ² C Interface Timing Requirements..... | 7 | 11.2 Electrostatic Discharge Caution..... | 29 |
| 6.7 RESET Timing Requirements..... | 7 | 11.3 Glossary..... | 29 |
| 6.8 Switching Characteristics..... | 7 | 12 Mechanical, Packaging, and Orderable Information | 29 |
| 6.9 Typical Characteristics..... | 8 | | |
| 7 Parameter Measurement Information | 11 | | |

3 Revision History

| Changes from Revision G (May 2014) to Revision H (March 2021) | Page |
|---|------|
| • Moved the "Storage temperature range" to the <i>Absolute Maximum Ratings</i> | 5 |
| • Moved the "Package thermal impedance" to the <i>Thermal Resistance Characteristic</i> | 5 |
| • Changed the V _{CC} Supply voltage Max value From: 5.5 V To: V _{CC} in the <i>Recommended Operating Conditions</i> | 5 |
| • Added the <i>Thermal Resistance Characteristics</i> | 6 |
| • Changed the V _{PORR} Typ value From: 1.5 V To 1.2 V in the <i>Electrical Characteristics</i> | 6 |
| • Added V _{PORF} to the <i>Electrical Characteristics</i> | 6 |
| • Changed the I _{CC} Standby mode values in the <i>Electrical Characteristics</i> | 6 |
| • Changed the C _i SCL Max value From: 7 pF To: 8 pF in the <i>Electrical Characteristics</i> | 6 |
| • Changed the C _{io} SDA Max value From: 7 pF To: 9.5 pF in the <i>Electrical Characteristics</i> | 6 |
| • Updated the <i>Typical Characteristics</i> graphs..... | 8 |
| • Changed the <i>Power Supply Recommendations</i> | 27 |

| Changes from Revision F (January 2011) to Revision G (May 2014) | Page |
|---|------|
| • Added RESET Errata section..... | 17 |
| • Added Interrupt Errata section..... | 18 |

4 Description (Continued)

The system master can reset the PCA9539 in the event of a time-out or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I²C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without de-powering the part.

The PCA9539 open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

$\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the PCA9539 can remain a simple slave device.


The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The PCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different address range.

Two hardware pins (A0 and A1) are used to program and vary the fixed I²C address and allow up to four devices to share the same I²C bus or SMBus.

5 Pin Configuration and Functions

DB, DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)



RGE PACKAGE
(TOP VIEW)




表 5-1. Pin Functions

| NAME | PIN | | DESCRIPTION |
|----------|---|-----------|--|
| | NO. | | |
| | SOIC (DW), SSOP (DB), QSOP (DBQ), TSSOP (PW), AND TVSOP (DGV) | QFN (RGE) | |
| INT | 1 | 22 | Interrupt output. Connect to V_{CC} through a pullup resistor. |
| A1 | 2 | 23 | Address input. Connect directly to V_{CC} or ground. |
| RESET | 3 | 24 | Active-low reset input. Connect to V_{CC} through a pullup resistor if no active connection is used. |
| P00 | 4 | 1 | P-port input/output. Push-pull design structure. |
| P01 | 5 | 2 | P-port input/output. Push-pull design structure. |
| P02 | 6 | 3 | P-port input/output. Push-pull design structure. |
| P03 | 7 | 4 | P-port input/output. Push-pull design structure. |
| P04 | 8 | 5 | P-port input/output. Push-pull design structure. |
| P05 | 9 | 6 | P-port input/output. Push-pull design structure. |
| P06 | 10 | 7 | P-port input/output. Push-pull design structure. |
| P07 | 11 | 8 | P-port input/output. Push-pull design structure. |
| GND | 12 | 9 | Ground |
| P10 | 13 | 10 | P-port input/output. Push-pull design structure. |
| P11 | 14 | 11 | P-port input/output. Push-pull design structure. |
| P12 | 15 | 12 | P-port input/output. Push-pull design structure. |
| P13 | 16 | 13 | P-port input/output. Push-pull design structure. |
| P14 | 17 | 14 | P-port input/output. Push-pull design structure. |
| P15 | 18 | 15 | P-port input/output. Push-pull design structure. |
| P16 | 19 | 16 | P-port input/output. Push-pull design structure. |
| P17 | 20 | 17 | P-port input/output. Push-pull design structure. |
| A0 | 21 | 18 | Address input. Connect directly to V_{CC} or ground. |
| SCL | 22 | 19 | Serial clock bus. Connect to V_{CC} through a pullup resistor. |
| SDA | 23 | 20 | Serial data bus. Connect to V_{CC} through a pullup resistor. |
| V_{CC} | 24 | 21 | Supply voltage |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------|--|--|-------|------|
| V _{CC} | Supply voltage range | - 0.5 | 6 | V |
| V _I | Input voltage range ⁽²⁾ | - 0.5 | 6 | V |
| V _O | Output voltage range ⁽²⁾ | - 0.5 | 6 | V |
| I _{IK} | Input clamp current | V _I < 0 | - 20 | mA |
| I _{OK} | Output clamp current | V _O < 0 | - 20 | mA |
| I _{IOK} | Input/output clamp current | V _O < 0 or V _O > V _{CC} | ±20 | mA |
| I _{OL} | Continuous output low current | V _O = 0 to V _{CC} | 50 | mA |
| I _{OH} | Continuous output high current | V _O = 0 to V _{CC} | - 50 | mA |
| I _{CC} | Continuous current through GND | | - 250 | mA |
| | Continuous current through V _{CC} | | 160 | |
| T _{stg} | Storage temperature range | -65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | MIN | MAX | UNIT |
|--------------------|-------------------------|--|-----|------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | 0 | 2000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | 0 | 1000 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | MIN | MAX | UNIT | |
|-----------------|--------------------------------|--|-----------------------|-----------------------|---|
| V _{CC} | Supply voltage | 2.3 | V _{CC} | V | |
| V _{IH} | High-level input voltage | SCL, SDA | 0.7 × V _{CC} | V _{CC} | V |
| | | A0, A1, $\overline{\text{RESET}}$, P07 - P00, P17 - P10 | 0.7 × V _{CC} | 5.5 | |
| V _{IL} | Low-level input voltage | SCL, SDA | - 0.5 | 0.3 × V _{CC} | V |
| | | A0, A1, $\overline{\text{RESET}}$, P07 - P00, P17 - P10 | - 0.5 | 0.3 × V _{CC} | |
| I _{OH} | High-level output current | P07 - P00, P17 - P10 | - 10 | mA | |
| I _{OL} | Low-level output current | P07 - P00, P17 - P00 | 25 | mA | |
| T _A | Operating free-air temperature | - 40 | 85 | °C | |

6.4 Thermal Resistance Characteristics

| THERMAL METRIC ⁽¹⁾ | | PCA9539 | | | | | | UNIT |
|-------------------------------|--|--------------|---------------|----------------|--------------|---------------|---------------|------|
| | | DB (SSOP) | DBQ (SSOP) | DVG (TVSOP) | DW (SOIC) | PW (TSSOP) | RGE (VQFN) | |
| | | 24 Pins | 24 Pins | 24 Pins | 24 Pins | 24 Pins | 24 Pins | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 63 | 61 | 86 | 46 | 108.8 | 48.4 | °C/W |
| θ_{JP} | Junction-to-pad characterization parameter | | | | | | 1.5 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-------------------|---|---|-----------------|------|--------------------|-----|------|
| V _{IK} | Input diode clamp voltage | I _I = -18 mA | 2.3 V to 5.5 V | -1.2 | | | V |
| V _{PORR} | Power-on reset voltage, V _{CC} rising | V _I = V _{CC} or GND, I _O = 0 | 2.3 V to 5.5 V | | 1.2 | 1.5 | V |
| V _{PORF} | Power-on reset voltage, V _{CC} falling | V _I = V _{CC} or GND, I _O = 0 | 2.3 V to 5.5 V | 0.75 | 1 | | V |
| V _{OH} | P-port high-level output voltage ⁽²⁾ | I _{OH} = -8 mA | 2.3 V | 1.8 | | | V |
| | | | 3 V | 2.6 | | | |
| | | | 4.75 V | 4.1 | | | |
| | | I _{OH} = -10 mA | 2.3 V | 1.7 | | | |
| | | | 3 V | 2.5 | | | |
| | | | 4.75 V | 4 | | | |
| I _{OL} | SDA | V _{OL} = 0.4 V | 2.3 V to 5.5 V | 3 | | | mA |
| | P port ⁽³⁾ | V _{OL} = 0.5 V | | 8 | 20 | | |
| | | V _{OL} = 0.7 V | | 10 | 24 | | |
| | INT | V _{OL} = 0.4 V | | 3 | | | |
| I _I | SCL, SDA | V _I = V _{CC} or GND | 2.3 V to 5.5 V | | | ±1 | μA |
| | A0, A1, RESET ⁽⁴⁾ | | | | | ±1 | |
| I _{IH} | P port | V _I = V _{CC} | 2.3 V to 5.5 V | | | 1 | μA |
| I _{IL} | P port | V _I = GND | 2.3 V to 5.5 V | | | -1 | μA |
| I _{CC} | Operating mode | V _I = V _{CC} or GND, I _O = 0, I/O = inputs, f _{SCL} = 400 kHz | 5.5 V | | 100 | 200 | μA |
| | | | 3.6 V | | 30 | 75 | |
| | | | 2.7 V | | 20 | 50 | |
| | Standby mode | V _I = GND, I _O = 0, I/O = inputs, f _{SCL} = 0 kHz | 5.5 V | | 1.5 | 8.7 | |
| | | | 3.6 V | | 0.9 | 4 | |
| | | | 2.7 V | | 0.6 | 3 | |
| Δ I _{CC} | Additional current in standby mode | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.3 V to 5.5 V | | | 200 | μA |
| C _i | SCL | V _I = V _{CC} or GND | 2.3 V to 5.5 V | | 3 | 8 | pF |
| C _{io} | SDA | V _{IO} = V _{CC} or GND | 2.3 V to 5.5 V | | 3 | 9.5 | pF |
| | P port | | | | 3.7 | 9.5 | |

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and T_A = 25°C.

(2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07 - P00 and P17 - P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07 - P00 and 80 mA for P17 - P10).

(4) RESET = V_{CC} (held high) when all other input voltages, V_I = GND.

6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

| | | MIN | MAX | UNIT | |
|-----------------------|--|--|---------------------------------------|------|----|
| f _{scl} | I ² C clock frequency | 0 | 400 | kHz | |
| t _{sch} | I ² C clock high time | 0.6 | | μs | |
| t _{scl} | I ² C clock low time | 1.3 | | μs | |
| t _{sp} | I ² C spike time | | 50 | ns | |
| t _{sds} | I ² C serial-data setup time | 100 | | ns | |
| t _{sdh} | I ² C serial-data hold time | 0 | | ns | |
| t _{icr} | I ² C input rise time | 20 + 0.1C _b ⁽¹⁾ | 300 | ns | |
| t _{icf} | I ² C input fall time | 20 + 0.1C _b ⁽¹⁾ | 300 | ns | |
| t _{ocf} | I ² C output fall time | 10-pF to 400-pF bus | 20 + 0.1C _b ⁽¹⁾ | 300 | ns |
| t _{buf} | I ² C bus free time between Stop and Start | 1.3 | | μs | |
| t _{sts} | I ² C Start or repeated Start condition setup | 0.6 | | μs | |
| t _{sth} | I ² C Start or repeated Start condition hold | 0.6 | | μs | |
| t _{sps} | I ² C Stop condition setup | 0.6 | | μs | |
| t _{vd(data)} | Valid-data time | SCL low to SDA output valid | 50 | ns | |
| t _{vd(ack)} | Valid-data time of ACK condition | ACK signal from SCL low to SDA (out) low | 0.1 | 0.9 | μs |
| C _b | I ² C bus capacitive load | | 400 | pF | |

(1) C_b = total capacitance of one bus line in pF

6.7 RESET Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-4)

| | | MIN | MAX | UNIT |
|--------------------|----------------------|-----|-----|------|
| t _W | Reset pulse duration | 6 | | ns |
| t _{REC} | Reset recovery time | 0 | | ns |
| t _{RESET} | Time to reset | 400 | | ns |

6.8 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see 图 7-2 and 图 7-3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
|-----------------|----------------------------|-------------|-----|-----|------|
| t _{iv} | Interrupt valid time | P port | | 4 | μs |
| t _{ir} | Interrupt reset delay time | SCL | | 4 | μs |
| t _{pv} | Output data valid | SCL | | 200 | ns |
| t _{ps} | Input data setup time | P port | 150 | | ns |
| t _{ph} | Input data hold time | P port | 1 | | μs |

6.9 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-1. Supply Current vs Temperature for Different Supply Voltage (V_{CC})




图 6-2. Standby Supply Current vs Temperature for Different Supply Voltage (V_{CC})




图 6-3. Supply Current vs Supply Voltage for Different Temperature (T_A)




图 6-4. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 1.65\text{ V}$




图 6-5. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 1.8\text{ V}$




图 6-6. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 2.5\text{ V}$




图 6-7. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 3.3\text{ V}$




图 6-8. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5\text{ V}$




图 6-9. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5.5\text{ V}$




图 6-10. I/O Low Voltage vs Temperature for Different V_{CC} and I_{OL}




图 6-11. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 1.65\text{ V}$




图 6-12. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 1.8\text{ V}$




图 6-13. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 2.5 V$




图 6-14. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 3.3 V$




图 6-15. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5 V$




图 6-16. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5.5 V$




图 6-17. $V_{CC} - V_{OH}$ Voltage vs Temperature for Different V_{CC}






图 6-18. ΔI_{CC} vs Temperature for Different V_{CC} ($V_I = V_{CC} - 0.6 V$)



7 Parameter Measurement Information



| BYTE | DESCRIPTION |
|------|--------------------------|
| 1 | I ² C address |
| 2, 3 | P-port data |


- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f \leq 30 \text{ ns}$.
- C. All parameters and waveforms are not applicable to all devices.

图 7-1. I²C Interface Load Circuit And Voltage Waveforms




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f \leq 30 \text{ ns}$.
- C. All parameters and waveforms are not applicable to all devices.


图 7-2. Interrupt Load Circuit And Voltage Waveforms



P-PORT LOAD CONFIGURATION





WRITE MODE (R/W = 0)



READ MODE (R/W = 1)

- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from 0.7 × V_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 7-3. P-Port Load Circuit And Voltage Waveforms




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

图 7-4. Reset Load Circuits And Voltage Waveforms


8 Detailed Description

8.1 Functional Block Diagram



- A. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.
- B. All I/Os are set to inputs at reset.

图 8-1. Logic Diagram (Positive Logic)



A. At power-on reset, all registers return to default values.

图 8-2. Simplified Schematic Of P-Port I/Os

8.2 Device Functional Modes

8.2.1 RESET Input

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_{W} . The PCA9539 registers and I²C/SMBus state machine are held in their default states until $\overline{\text{RESET}}$ is once again high. This input requires a pullup resistor to V_{CC} , if no active connection is used.

8.2.1.1 $\overline{\text{RESET}}$ Errata

If $\overline{\text{RESET}}$ voltage set higher than V_{CC} , current will flow from $\overline{\text{RESET}}$ pin to V_{CC} pin.

8.2.1.1.1 System Impact

V_{CC} will be pulled above its regular voltage level

8.2.1.1.2 System Workaround

Design such that $\overline{\text{RESET}}$ voltage is same or lower than V_{CC}

8.2.2 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9539 in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the PCA9539 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

8.2.3 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in [Figure 8-2](#)) are off, which creates a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

8.2.4 Interrupt ($\overline{\text{INT}}$) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t_{iv} , the signal $\overline{\text{INT}}$ is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The $\overline{\text{INT}}$ output has an open-drain structure and requires pullup resistor to V_{CC} .

8.2.4.1 Interrupt Errata

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I²C command byte (register pointer) written to the device was 00h.

Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I²C bus acknowledges an address byte with the R/W bit set high

8.2.4.1.1 System Impact

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

8.2.4.1.2 System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9539 device or before reading from another slave device.

Note

Software change will be compatible with other versions (competition and TI redesigns) of this device.

8.3 Programming

8.3.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see [Figure 8-3](#)). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/ \bar{W}). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not be changed between the Start and Stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see [Figure 8-4](#)).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see [Figure 8-3](#)).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see [Figure 8-5](#)). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




图 8-3. Definition Of Start And Stop Conditions




图 8-4. Bit Transfer




图 8-5. Acknowledgment On I²C Bus

8.3.2 Register Map

表 8-1. Interface Definition

| BYTE | BIT | | | | | | | |
|--------------------------------|---------|-----|-----|-----|-----|-----|-----|---------|
| | 7 (MSB) | 6 | 5 | 4 | 3 | 2 | 1 | 0 (LSB) |
| I ² C slave address | H | H | H | L | H | A1 | A0 | R/W |
| P0x I/O data bus | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| P1x I/O data bus | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |

8.3.2.1 Device Address

图 8-6 shows the address byte of the PCA9539.




图 8-6. Pca9539 Address

表 8-2. Address Reference

| INPUTS | | I ² C BUS SLAVE ADDRESS |
|--------|----|------------------------------------|
| A1 | A0 | |
| L | L | 116 (decimal), 74 (hexadecimal) |
| L | H | 117 (decimal), 75 (hexadecimal) |
| H | L | 118 (decimal), 76 (hexadecimal) |
| H | H | 119 (decimal), 77 (hexadecimal) |

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




图 8-7. Control Register Bits

表 8-3. Command Byte

| CONTROL REGISTER BITS | | | COMMAND BYTE (HEX) | REGISTER | PROTOCOL | POWER-UP DEFAULT |
|-----------------------|----|----|--------------------|---------------------------|-----------------|------------------|
| B2 | B1 | B0 | | | | |
| 0 | 0 | 0 | 0x00 | Input Port 0 | Read byte | xxxx xxxx |
| 0 | 0 | 1 | 0x01 | Input Port 1 | Read byte | xxxx xxxx |
| 0 | 1 | 0 | 0x02 | Output Port 0 | Read/write byte | 1111 1111 |
| 0 | 1 | 1 | 0x03 | Output Port 1 | Read/write byte | 1111 1111 |
| 1 | 0 | 0 | 0x04 | Polarity Inversion Port 0 | Read/write byte | 0000 0000 |
| 1 | 0 | 1 | 0x05 | Polarity Inversion Port 1 | Read/write byte | 0000 0000 |
| 1 | 1 | 0 | 0x06 | Configuration Port 0 | Read/write byte | 1111 1111 |
| 1 | 1 | 1 | 0x07 | Configuration Port 1 | Read/write byte | 1111 1111 |

8.3.2.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register will be accessed next.

表 8-4. Registers 0 And 1 (Input Port Registers)

| | | | | | | | | |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit | I0.7 | I0.6 | I0.5 | I0.4 | I0.3 | I0.2 | I0.1 | I0.0 |
| Default | X | X | X | X | X | X | X | X |
| Bit | I1.7 | I1.6 | I1.5 | I1.4 | I1.3 | I1.2 | I1.1 | I1.0 |
| Default | X | X | X | X | X | X | X | X |

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

表 8-5. Registers 2 And 3 (Output Port Registers)

| | | | | | | | | |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit | O0.7 | O0.6 | O0.5 | O0.4 | O0.3 | O0.2 | O0.1 | O0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Bit | O1.7 | O1.6 | O1.5 | O1.4 | O1.3 | O1.2 | O1.1 | O1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

The Polarity Inversion registers (registers 4 and 5) allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

表 8-6. Registers 4 And 5 (Polarity Inversion Registers)

| | | | | | | | | |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit | N0.7 | N0.6 | N0.5 | N0.4 | N0.3 | N0.2 | N0.1 | N0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | N1.7 | N1.6 | N1.5 | N1.4 | N1.3 | N1.2 | N1.1 | N1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

表 8-7. Registers 6 And 7 (Configuration Registers)

| | | | | | | | | |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit | C0.7 | C0.6 | C0.5 | C0.4 | C0.3 | C0.2 | C0.1 | C0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Bit | C1.7 | C1.6 | C1.5 | C1.4 | C1.3 | C1.2 | C1.1 | C1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

8.3.2.4 Bus Transactions

Data is exchanged between the master and PCA9539 through write and read commands.

8.3.2.4.1 Writes

Data is transmitted to the PCA9539 by sending the device address and setting the least-significant bit to a logic 0 (see [图 8-6](#) for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.

The eight registers within the PCA9539 are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion ports, and Configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see [Figure 8-8](#) and [Figure 8-9](#)). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 8-8. Write To Output Port Registers




Figure 8-9. Write To Configuration Registers

8.3.2.4.2 Reads

The bus master first must send the PCA9539 address with the least-significant bit set to a logic 0 (see [Figure 8-6](#) for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9539 (see [Figure 8-10](#) through [Figure 8-12](#)).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.






图 8-10. Read From Register



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see 图 8-10 for these details).

图 8-11. Read Input Port Register, Scenario 1



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see [图 8-10](#) for these details).

图 8-12. Read Input Port Register, Scenario 2

9 Application Information Disclaimer


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

图 9-1 shows an application in which the PCA9539 can be used.

9.2 Typical Application



- Device address is configured as 1110100 for this example.
- P00, P02, and P03 are configured as outputs.
- P01 and P04 to P17 are configured as inputs.
- Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.

图 9-1. Typical Application

9.2.1 Detailed Design Procedure

9.2.1.1 Minimizing I_{CC} When I/O Is Used To Control Led

When an I/O is used to control an LED, normally it is connected to V_{CC} through a resistor (see [Figure 9-1](#)). Because the LED acts as a diode, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The ΔI_{CC} parameter in Electrical Characteristics shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} , when the LED is off, to minimize current consumption.

[Figure 9-2](#) shows a high-value resistor in parallel with the LED. [Figure 9-3](#) shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{CC} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.




Figure 9-2. High-Value Resistor In Parallel With Led




Figure 9-3. Device Supplied By Lower Voltage

10 Power Supply Recommendations

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in 图 10-1 and 图 10-2.




图 10-1. V_{CC} Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V_{CC}




图 10-2. V_{CC} Is Lowered Below The Por Threshold, Then Ramped Back Up To V_{CC}

表 10-1 specifies the performance of the power-on reset feature for PCA9539 for both types of power-on reset.

表 10-1. Recommended Supply Sequencing And Ramp Rates⁽¹⁾

| PARAMETER | | | MIN | TYP | MAX | UNIT |
|----------------------|---|------------|-------|-----|-------|---------|
| V_{CC_FT} | Fall rate | See 图 10-1 | 1 | | 100 | ms |
| V_{CC_RT} | Rise rate | See 图 10-1 | 0.01 | | 100 | ms |
| $V_{CC_TRR_GND}$ | Time to re-ramp (when V_{CC} drops to GND) | See 图 10-1 | 0.001 | | | ms |
| $V_{CC_TRR_POR50}$ | Time to re-ramp (when V_{CC} drops to $V_{POR_MIN} - 50$ mV) | See 图 10-2 | 0.001 | | | ms |
| V_{CC_GH} | Level that V_{CCP} can glitch down to, but not cause a functional disruption when $V_{CCX_GW} = 1 \mu s$ | See 图 10-3 | | | 1.2 | V |
| V_{CC_GW} | Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCx}$ | See 图 10-3 | | | | μs |
| V_{PORF} | Voltage trip point of POR on falling V_{CC} | | 0.767 | | 1.144 | V |
| V_{PORR} | Voltage trip point of POR on rising V_{CC} | | 1.033 | | 1.428 | V |

(1) $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance. 图 10-3 and 表 10-1 provide more information on how to measure these specifications.




图 10-3. Glitch Width And Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. 图 10-4 和 表 10-1 提供更多信息。图 10-4 和 表 10-1 提供更多信息。




图 10-4. V_{POR}

11 Device and Documentation Support

11.1 Trademarks

所有商标均为其各自所有者的财产。

11.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.3 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| PCA9539DB | ACTIVE | SSOP | DB | 24 | 60 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD9539 | Samples |
| PCA9539DBQR | ACTIVE | SSOP | DBQ | 24 | 2500 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PCA9539 | Samples |
| PCA9539DBR | ACTIVE | SSOP | DB | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD9539 | Samples |
| PCA9539DGVR | ACTIVE | TVSOP | DGV | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD9539 | Samples |
| PCA9539DW | ACTIVE | SOIC | DW | 24 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PCA9539 | Samples |
| PCA9539DWR | ACTIVE | SOIC | DW | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PCA9539 | Samples |
| PCA9539PWR | ACTIVE | TSSOP | PW | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD9539 | Samples |
| PCA9539PWRG4 | ACTIVE | TSSOP | PW | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD9539 | Samples |
| PCA9539RGER | ACTIVE | VQFN | RGE | 24 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PD9539 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| PCA9539DBQR | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| PCA9539DBR | SSOP | DB | 24 | 2000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |
| PCA9539DGVR | TVSOP | DGV | 24 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| PCA9539DWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| PCA9539PWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| PCA9539RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| PCA9539RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| PCA9539DBQR | SSOP | DBQ | 24 | 2500 | 356.0 | 356.0 | 35.0 |
| PCA9539DBR | SSOP | DB | 24 | 2000 | 356.0 | 356.0 | 35.0 |
| PCA9539DGVR | TVSOP | DGV | 24 | 2000 | 356.0 | 356.0 | 35.0 |
| PCA9539DWR | SOIC | DW | 24 | 2000 | 350.0 | 350.0 | 43.0 |
| PCA9539PWR | TSSOP | PW | 24 | 2000 | 356.0 | 356.0 | 35.0 |
| PCA9539RGER | VQFN | RGE | 24 | 3000 | 356.0 | 356.0 | 35.0 |
| PCA9539RGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| PCA9539DB | DB | SSOP | 24 | 60 | 530 | 10.5 | 4000 | 4.1 |
| PCA9539DW | DW | SOIC | 24 | 25 | 506.98 | 12.7 | 4826 | 6.6 |

DW (R-PDSO-G24)


PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AD.


DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
 - D. Falls within JEDEC MO-137 variation AE.


PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

RGE 24

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H



4219013/A 05/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
 78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

RGE0024C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司