





**PCA9539** 

ZHCSNJ1H - AUGUST 2005 - REVISED MARCH 2021

复位和配置寄存器的 PCA9539 远程 16 位 I2C 和 SMBus 低功耗 具有中断输出、 I/O 扩展器

### 1 特性

Texas

INSTRUMENTS


- 1µA低待机电流消耗(最大值) ٠
- I<sup>2</sup>C 至并行端口扩展器 •
- 开漏电路低电平有效中断输出 •
- 低电平有效复位输入
- 可耐受 5V 电压的 I/O 端口
- 兼容大多数微控制器 •
- 400kHz 快速 I<sup>2</sup>C 总线 ٠
- 极性反转寄存器
- 通过两个硬件地址引脚寻址,以便使用多达4个器 • 件
- 具有高电流驱动能力的锁存输出,用于直接驱动 LED
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范的 要求
- ESD 保护性能超过 JESD 22 规范要求
  - 2000V 人体放电模型 (A114-A)
  - 1000V 带电器件模型 (C101)


### 2 说明

这个用于两线双向总线 (I2C) 的 16 位扩展器设计用于 在 2.3V 至 5.5V VCC 之间运行。通过 I<sup>2</sup>C 接口 [串行 时钟 (SCL), 串行数据 (SDA)], 它为大多数微控制器 系列产品提供通用远程 I/O 扩展。


PCA9539 由两个 8 位配置(输入或输出可选)、输入 端口、输出端口和极性反转 (高电平有效或低电平有效 运行)寄存器组成。在加电时, I/O 被配置为输入。系 统主控制器可以通过写入 I/O 配置位将 I/O 启用为输入 或输出。每个输入或输出的数据均保存在相应的输入或 输出寄存器中。输入端口寄存器的极性可借助极性反转 寄存器进行转换。所有寄存器都可由系统主控器读取。

器件信息					
器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)			
	SSOP (24)	8.20mm × 5.30mm			
	TVSOP (24)	5.00mm × 4.40mm			
	SOIC (24)	15.40mm × 7.50mm			
	TSSOP (24)	7.80mm × 4.40mm			
	VQFN (24)	4.00mm × 4.00mm			





# DB, DBQ, DGV, DW, OR PW PACKAGE







### **Table of Contents**

1 特性1	
2 说明1	
3 Revision History2	
4 Description (Continued)	
5 Pin Configuration and Functions4	
6 Specifications5	
6.1 Absolute Maximum Ratings5	
6.2 ESD Ratings5	
6.3 Recommended Operating Conditions5	
6.4 Thermal Resistance Characteristics6	
6.5 Electrical Characteristics6	
6.6 l <sup>2</sup> C Interface Timing Requirements7	
6.7 RESET Timing Requirements7	
6.8 Switching Characteristics7	
6.9 Typical Characteristics8	
7 Parameter Measurement Information 11	

8 Detailed Description	15
8.1 Functional Block Diagram	15
8.2 Device Functional Modes	
8.3 Programming	18
9 Application Information Disclaimer	
9.1 Application Information	25
9.2 Typical Application	
10 Power Supply Recommendations	
10.1 Power-On Reset Requirements	27
11 Device and Documentation Support	
11.1 Trademarks	
11.2 Electrostatic Discharge Caution	29
11.3 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	29

### **3 Revision History**

С	hanges from Revision G (May 2014) to Revision H (March 2021)	Page
•	Moved the "Storage temperature range" to the Absolute Maximum Ratings	5
•	Moved the "Package thermal impedance" to the Thermal Resistance Characteristic	5
•	Changed the V <sub>CC</sub> Supply voltage Max value From: 5.5 V To: V <sub>CC</sub> in the <i>Recommended Operating</i>	Conditions
		5
•	Added the Thermal Resistance Characteristics	6
	Changed the V <sub>PORR</sub> Typ value From: 1.5 V To 1.2 V in the <i>Electrical Characteristics</i>	
•	Added V <sub>PORF</sub> to the <i>Electrical Characteristics</i>	6
•	Changed the Ci SCL Max value From: 7 pF To: 8 pF in the Electrical Characteristics	6
•	Changed the Cio SDA Max value From: 7 pF To: 9.5 pF in the Electrical Characteristics	6
•	Updated the Typical Characteristics graphs	
	Changed the Power Supply Recommendations	

Cł	nanges from Revision F (January 2011) to Revision G (May 2014)	Page
•	Added RESET Errata section	17
•	Added Interrupt Errata section	<mark>18</mark>



### 4 Description (Continued)

The system master can reset the PCA9539 in the event of a time-out or other improper operation by asserting a low in the  $\overrightarrow{\text{RESET}}$  input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. Asserting  $\overrightarrow{\text{RESET}}$  causes the same reset/initialization to occur without de-powering the part.

The PCA9539 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

 $\overline{\text{INT}}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the PCA9539 can remain a simple slave device.


The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.


The PCA9539 is identical to the PCA9555, except for the removal of the internal I/O pullup resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with RESET, and a different address range.

Two hardware pins (A0 and A1) are used to program and vary the fixed I<sup>2</sup>C address and allow up to four devices to share the same I<sup>2</sup>C bus or SMBus.



### **5** Pin Configuration and Functions





### 表 5-1. Pin Functions

PIN					
	E NO. SOIC (DW), SSOP (DB), QSOP (DBQ), TSSOP (PW), AND TVSOP (DGV)				
NAME			DESCRIPTION		
INT	1	22	Interrupt output. Connect to $V_{CC}$ through a pullup resistor.		
A1	2	23	Address input. Connect directly to V <sub>CC</sub> or ground.		
RESET	3	24	Active-low reset input. Connect to $V_{\text{CC}}$ through a pullup resistor if no active connection is used.		
P00	4	1	P-port input/output. Push-pull design structure.		
P01	5	2	P-port input/output. Push-pull design structure.		
P02	6	3	P-port input/output. Push-pull design structure.		
P03	7	4	P-port input/output. Push-pull design structure.		
P04	8	5	P-port input/output. Push-pull design structure.		
P05	9	6	P-port input/output. Push-pull design structure.		
P06	10	7	P-port input/output. Push-pull design structure.		
P07	11	8	P-port input/output. Push-pull design structure.		
GND	12	9	Ground		
P10	13	10	P-port input/output. Push-pull design structure.		
P11	14	11	P-port input/output. Push-pull design structure.		
P12	15	12	P-port input/output. Push-pull design structure.		
P13	16	13	P-port input/output. Push-pull design structure.		
P14	17	14	P-port input/output. Push-pull design structure.		
P15	18	15	P-port input/output. Push-pull design structure.		
P16	19	16	P-port input/output. Push-pull design structure.		
P17	20	17	P-port input/output. Push-pull design structure.		
A0	21	18	Address input. Connect directly to V <sub>CC</sub> or ground.		
SCL	22	19	Serial clock bus. Connect to $V_{CC}$ through a pullup resistor.		
SDA	23	20	Serial data bus. Connect to $V_{CC}$ through a pullup resistor.		
V <sub>CC</sub>	24	21	Supply voltage		



### **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		- 0.5	6	V
VI	Input voltage range <sup>(2)</sup>		- 0.5	6	V
Vo	Output voltage range <sup>(2)</sup>		- 0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 20	mA
I <sub>ОК</sub>	Output clamp current	V <sub>O</sub> < 0		- 20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_{O} = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_{O} = 0$ to $V_{CC}$		- 50	mA
1	Continuous current through GND			- 250	mA
Icc	Continuous current through $V_{CC}$		160	IIIA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			MIN	MAX	UNIT
V/===>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	V <sub>CC</sub>	V
V	/ <sub>IH</sub> High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	V <sub>CC</sub>	V
VIН	nigh-level input voltage	A0, A1, RESET, P07 - P00, P17 - P10	0.7 × V <sub>CC</sub>	5.5	v
V <sub>II</sub> Low-level input voltage	SCL, SDA	- 0.5	0.3 × V <sub>CC</sub>	V	
VIL	Low-level input voltage	A0, A1, RESET, P07 - P00, P17 - P10	- 0.5	$0.3 \times V_{CC}$	v
I <sub>OH</sub>	High-level output current	P07 - P00, P17 - P10		- 10	mA
I <sub>OL</sub>	Low-level output current	P07 - P00, P17 - P00		25	mA
T <sub>A</sub>	Operating free-air temperature		- 40	85	°C



#### **6.4 Thermal Resistance Characteristics**

				PCA	9539			
THERMAL N		DB (SSOP)	DBQ (SSOP)	DVG (TVSOP)	DW (SOIC)	PW (TSSOP)	RGE (VQFN)	UNIT °C/W °C/W
		24 Pins	24 Pins	24 Pins	24 Pins	24 Pins	24 Pins	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	63	61	86	46	108.8	48.4	°C/W
θJP	Junction-to-pad characterization parameter						1.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = - 18 mA	2.3 V to 5.5 V	- 1.2			V
V <sub>PORR</sub>	Power-on reset voltage, $V_{CC}$ rising	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	2.3 V to 5.5 V		1.2	1.5	V
V <sub>PORF</sub>	Power-on reset voltage, $V_{CC}$ falling	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	2.3 V to 5.5 V	0.75	1		V
			2.3 V	1.8			
		$I_{OH} = -8 \text{ mA}$	3 V	2.6			
V	P-port high-level output voltage <sup>(2)</sup>		4.75 V	4.1			V
V <sub>OH</sub>	P-port high-level output voltage		2.3 V	1.7			V
		I <sub>OH</sub> = - 10 mA	3 V	2.5			
			4.75 V	4			
	SDA	V <sub>OL</sub> = 0.4 V		3			
L.	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.5 V	2.3 V to 5.5 V	8	20		mA
I <sub>OL</sub>		V <sub>OL</sub> = 0.7 V	2.5 V 10 5.5 V	10	24		ШA
	INT	V <sub>OL</sub> = 0.4 V		3			
L.	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V			±1	μA
I <sub>I</sub>	A0, A1, RESET <sup>(4)</sup>		2.5 V 10 5.5 V			±1	μA
I <sub>IH</sub>	P port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μA
IIL	P port	V <sub>I</sub> = GND	2.3 V to 5.5 V			- 1	μA
			5.5 V		100	200	
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ , I/O = inputs, f <sub>SCL</sub> = 400 kHz	3.6 V		30	75	
1			2.7 V		20	50	μA
I <sub>CC</sub>			5.5 V		1.5	8.7	μA
	Standby mode	$V_1$ = GND, $I_O$ = 0, I/O = inputs, $f_{SCL}$ = 0 kHz	3.6 V		0.9	4	
			0.6	3			
$\Delta I_{CC}$	Additional current in standby mode	One input at V <sub>CC</sub> $-$ 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.3 V to 5.5 V			200	μA
Ci	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V		3	8	pF
C	SDA		2.3 V to 5.5 V		3	9.5	pF
C <sub>io</sub>	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	2.3 V 10 5.5 V		3.7	9.5	μг

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A = 25^{\circ}C$ .

(2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07 - P00 and P17 - P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07 - P00 and 80 mA for P17 - P10).

(4)  $\overline{\text{RESET}} = V_{CC}$  (held high) when all other input voltages,  $V_I = GND$ .



### 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🛽 7-1)

			MIN	MAX	UNIT
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μ <b>s</b>
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μ <b>S</b>
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	l <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	l <sup>2</sup> C input fall time	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns	
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and	Start	1.3		μ <b>s</b>
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition	setup	0.6		μ <b>s</b>
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition	hold	0.6		μ <b>s</b>
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup		0.6		μ <b>S</b>
t <sub>vd(data)</sub>	Valid-data time	SCL low to SDA output valid	50		ns
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μ <b>S</b>
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

(1)  $C_b$  = total capacitance of one bus line in pF

### 6.7 RESET Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🛽 7-4)

		MIN MAX	UNIT
t <sub>W</sub>	Reset pulse duration	6	ns
t <sub>REC</sub>	Reset recovery time	0	ns
t <sub>RESET</sub>	Time to reset	400	ns

### 6.8 Switching Characteristics


over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see  $\boxtimes$  7-2 and  $\boxtimes$  7-3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	INT	4	μ <b>s</b>
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT	4	μ <b>s</b>
t <sub>pv</sub>	Output data valid	SCL	P port	200	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	μ <b>s</b>




### **6.9 Typical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise noted)






PCA9539 ZHCSNJ1H - AUGUST 2005 - REVISED MARCH 2021




PCA9539 ZHCSNJ1H - AUGUST 2005 - REVISED MARCH 2021








### **7 Parameter Measurement Information**



#### SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

### 图 7-1. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms










A.  $C_L$  includes probe and jig capacitance.


B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.

C. All parameters and waveforms are not applicable to all devices.


#### 图 7-2. Interrupt Load Circuit And Voltage Waveforms







WRITE MODE  $(R/\overline{W} = 0)$ 




**READ MODE (** $R/\overline{W} = 1$ **)** 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### 图 7-3. P-Port Load Circuit And Voltage Waveforms






- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

#### 图 7-4. Reset Load Circuits And Voltage Waveforms



### 8 Detailed Description

### 8.1 Functional Block Diagram




A. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.

B. All I/Os are set to inputs at reset.

#### 图 8-1. Logic Diagram (Positive Logic)

#### PCA9539 ZHCSNJ1H - AUGUST 2005 - REVISED MARCH 2021





A. At power-on reset, all registers return to default values.

#### 图 8-2. Simplified Schematic Of P-Port I/Os



#### 8.2 Device Functional Modes

#### 8.2.1 RESET Input

A reset can be accomplished by holding the  $\overrightarrow{\text{RESET}}$  pin low for a minimum of t<sub>W</sub>. The PCA9539 registers and I<sup>2</sup>C/SMBus state machine are held in their default states until  $\overrightarrow{\text{RESET}}$  is once again high. This input requires a pullup resistor to V<sub>CC</sub>, if no active connection is used.

#### 8.2.1.1 RESET Errata

If RESET voltage set higher than VCC, current will flow from RESET pin to VCC pin.

#### 8.2.1.1.1 System Impact

VCC will be pulled above its regular voltage level

#### 8.2.1.1.2 System Workaround

Design such that **RESET** voltage is same or lower than VCC

#### 8.2.2 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9539 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9539 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

#### 8.2.3 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in  $\mathbb{R}$  8-2) are off, which creates a high-impedance input. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 8.2.4 Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The  $\overline{INT}$  output has an open-drain structure and requires pullup resistor to V<sub>CC</sub>.



#### 8.2.4.1 Interrupt Errata

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I<sup>2</sup>C command byte (register pointer) written to the device was 00h.

#### Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I<sup>2</sup>C bus acknowledges an address byte with the R/W bit set high

#### 8.2.4.1.1 System Impact

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

#### 8.2.4.1.2 System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9539 device or before reading from another slave device.

#### Note

Software change will be compatible with other versions (competition and TI redesigns) of this device.

### 8.3 Programming

#### 8.3.1 I<sup>2</sup>C Interface

The bidirectional  $I^2C$  bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see  $\mathbb{E}$  8-3). After the Start condition, the device address byte is sent, MSB first, including the data direction bit (R/  $\overline{W}$ ). This device does not respond to the general call address.

After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 and A1) of the slave device must not be changed between the Start and Stop conditions.


On the  $I^2C$  bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see 8 8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see 8-3).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 8 8-5). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.








### 8.3.2 Register Map

BYTE				В	IT			
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	н	Н	Н	L	Н	A1	A0	R/ W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10



#### 8.3.2.1 Device Address

8-6 shows the address byte of the PCA9539.



Fixed Programmable

#### 图 8-6. Pca9539 Address


表 8-2. Address Reference								
INP	UTS	I <sup>2</sup> C BUS SLAVE ADDRESS						
A1	A0	T C BUS SLAVE ADDRESS						
L	L	116 (decimal), 74 (hexadecimal)						
L	Н	117 (decimal), 75 (hexadecimal)						
Н	L	118 (decimal), 76 (hexadecimal)						
Н	Н	119 (decimal), 77 (hexadecimal)						

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.



#### 图 8-7. Control Register Bits

#### 表 8-3. Command Byte

CONTR	CONTROL REGISTE		COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	B0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	XXXX XXXX
0	0	1	0x01	Input Port 1	Read byte	XXXX XXXX
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111



#### 8.3.2.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

				······································			,	
Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	11.7	l1.6	l1.5	l1.4	I1.3	l1.2	11.1	I1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

#### 表 8-4. Registers 0 And 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

	衣 o-5. Registers 2 And 3 (Output Port Registers)									
Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0		
Default	1	1	1	1	1	1	1	1		
Bit	01.7	01.6	01.5	01.4	01.3	01.2	01.1	01.0		
Default	1	1	1	1	1	1	1	1		

#### 表 8-5. Registers 2 And 3 (Output Port Registers)

The Polarity Inversion registers (registers 4 and 5) allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0		
Default	0	0	0	0	0	0	0	0		
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0		
Default	0	0	0	0	0	0	0	0		

#### 表 8-6. Registers 4 And 5 (Polarity Inversion Registers)

The Configuration registers (registers 6 and 7) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0		
Default	1	1	1	1	1	1	1	1		
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0		
Default	1	1	1	1	1	1	1	1		

#### 表 8-7. Registers 6 And 7 (Configuration Registers)

#### 8.3.2.4 Bus Transactions

Data is exchanged between the master and PCA9539 through write and read commands.

#### 8.3.2.4.1 Writes

Data is transmitted to the PCA9539 by sending the device address and setting the least-significant bit to a logic 0 (see  $\mathbb{R}$  8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte.



The eight registers within the PCA9539 are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion ports, and Configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see 8 - 8 and 8 - 9). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




图 8-8. Write To Output Port Registers




图 8-9. Write To Configuration Registers


#### 8.3.2.4.2 Reads

The bus master first must send the PCA9539 address with the least-significant bit set to a logic 0 (see  $\[Begin{aligned}{ll} 8-6\]$  for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9539 (see  $\[Begin{aligned}{ll} 8-10\]$  8-12).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see 🛽 8-10 for these details).

#### 图 8-11. Read Input Port Register, Scenario 1

#### PCA9539 ZHCSNJ1H - AUGUST 2005 - REVISED MARCH 2021



<u>[1]</u> 2]]3]]4]]5		ЛЛЛ		ഹ	$\mathcal{M}$	$\overline{\mathcal{M}}$		ГЛЛ	$\sim \sim $	
			10.x		l1.x	<del></del>	10,x		l11.x	
1 1 1 0 1	A1 A0 1 A		00	A	10	i i l	A 03		12	1 P
						1	Acknowledge From Master	ţ.	Acknowledge From Master	Ť
	-=	t <sub>ph</sub>				-	- t <sub>ps</sub>			No Acknowledge From Master
n Port 0						İ				
Port 0	Data 00	x	Data 01		Data 02		Data 03			
Port 1					<ul> <li>t<sub>ph</sub></li> </ul>			*	← t <sub>ps</sub>	
Port 1		Data 10	)		Data 11				Data12	
		- <u>[</u>					 			
	1 1 1 0 1 Port 0 Port 1	1     1     1     0     1     A1     A0     1     A       1     1     1     0     1     A1     A0     1     A       1     1     1     1     A     A     A       1     1     1     1     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1     1     1     A     A     A       1	1     1     0     1     A1     A0     1     A       1     1     1     0     1     A1     A0     1     A       1     1     1     0     1     A1     A0     1     A       1     1     1     1     A1     A0     1     A     Image: Alpha constraints       1     1     1     1     1     A     Image: Alpha constraints     A       Port 0     1     1     1     1     1     1       1     1     1     1     1     1       1     1     1     1     1     1	1     1     1     A     1     1     A     1     A     1     1     A     1 </td <td>1     1     1     A     A<td>1     1     1     1     A     1     A     1     A     1     A     1<td>1     1     1     1     A     1     A     1     A     1<td>1     1     1     1     A     1     A     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     1     03     1       1     1     1     A     1     A     1     1     03     1       1     A     A     A     1     1     A     1     1     1       1     A     A     A     A     A     1     1     1     1       1     A     A     A     A     A     A     A     1     1       1     A     A     A     A     A     A     A     A     1       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     <td< td=""><td>1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I<td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td></td></td<></td></td></td></td>	1     1     1     A     A <td>1     1     1     1     A     1     A     1     A     1     A     1<td>1     1     1     1     A     1     A     1     A     1<td>1     1     1     1     A     1     A     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     1     03     1       1     1     1     A     1     A     1     1     03     1       1     A     A     A     1     1     A     1     1     1       1     A     A     A     A     A     1     1     1     1       1     A     A     A     A     A     A     A     1     1       1     A     A     A     A     A     A     A     A     1       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     <td< td=""><td>1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I<td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td></td></td<></td></td></td>	1     1     1     1     A     1     A     1     A     1     A     1 <td>1     1     1     1     A     1     A     1     A     1<td>1     1     1     1     A     1     A     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     1     03     1       1     1     1     A     1     A     1     1     03     1       1     A     A     A     1     1     A     1     1     1       1     A     A     A     A     A     1     1     1     1       1     A     A     A     A     A     A     A     1     1       1     A     A     A     A     A     A     A     A     1       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     <td< td=""><td>1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I<td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td></td></td<></td></td>	1     1     1     1     A     1     A     1     A     1 <td>1     1     1     1     A     1     A     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     1     03     1       1     1     1     A     1     A     1     1     03     1       1     A     A     A     1     1     A     1     1     1       1     A     A     A     A     A     1     1     1     1       1     A     A     A     A     A     A     A     1     1       1     A     A     A     A     A     A     A     A     1       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     <td< td=""><td>1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I<td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td></td></td<></td>	1     1     1     1     A     1     A     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     A     1     03     1       1     1     1     A     1     A     1     1     03     1       1     1     1     A     1     A     1     1     03     1       1     A     A     A     1     1     A     1     1     1       1     A     A     A     A     A     1     1     1     1       1     A     A     A     A     A     A     A     1     1       1     A     A     A     A     A     A     A     A     1       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A     A     A     A     A       1     A     A     A     A     A <td< td=""><td>1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I<td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td></td></td<>	1     1     1     1     A     A     I     I     A     I     A     I     I     A     I     I     A     I     I     A     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I     I <td>1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1</td>	1       1       1       1       A       1       A       1       A       1       1       1       1       1       A       1

- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see 🛚 8-10 for these details).

图 8-12. Read Input Port Register, Scenario 2



### **9** Application Information Disclaimer


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

图 9-1 shows an application in which the PCA9539 can be used.

#### 9.2 Typical Application



- A. Device address is configured as 1110100 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P17 are configured as inputs.
- D. Pin numbers shown are for DB, DBQ, DGV, DW, and PW packages.

#### 图 9-1. Typical Application



#### 9.2.1 Detailed Design Procedure

#### 9.2.1.1 Minimizing I<sub>CC</sub> When I/O Is Used To Control Led

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor (see [m] 9-1). Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\triangle I_{CC}$  parameter in Electrical Characteristics shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$ , when the LED is off, to minimize current consumption.

[a] 9-2 shows a high-value resistor in parallel with the LED. [a] 9-3 shows V<sub>CC</sub> less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V<sub>CC</sub> at or above V<sub>CC</sub> and prevent additional supply-current consumption when the LED is off.




图 9-2. High-Value Resistor In Parallel With Led




图 9-3. Device Supplied By Lower Voltage



### 10 Power Supply Recommendations

### **10.1 Power-On Reset Requirements**

In the event of a glitch or data corruption, PCA9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in  $\underline{\mathbb{N}}$  10-1 and  $\underline{\mathbb{N}}$  10-2.




图 10-1. V<sub>CC</sub> Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V<sub>CC</sub>




图 10-2.  $V_{CC}$  Is Lowered Below The Por Threshold, Then Ramped Back Up To  $V_{CC}$ 

 $\frac{10-1}{1}$  specifies the performance of the power-on reset feature for PCA9539 for both types of power-on reset.

	MIN	TYP	MAX	UNIT		
V <sub>CC_FT</sub>	Fall rate	See 图 10-1	1		100	ms
V <sub>CC_RT</sub>	Rise rate	See 图 10-1	0.01		100	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See 图 10-1	0.001			ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> $-$ 50 mV)	See   10-2	0.001			ms
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX_{GW}}$ = 1 $\mu$ s	See 图 10-3			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH}$ = 0.5 × $V_{CCx}$	See 图 10-3				μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.767		1.144	V
V <sub>PORR</sub>	Voltage trip point of POR on rising $V_{CC}$		1.033		1.428	V

表 10-1. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>

(1)  $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance.  $\boxtimes$  10-3 and  $\gtrless$  10-1 provide more information on how to measure these specifications.




图 10-3. Glitch Width And Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. 🛛 10-4 and  $\gtrsim$  10-1 provide more details on this specification.




图 10-4. V<sub>POR</sub>



### **11 Device and Documentation Support**

#### 11.1 Trademarks

所有商标均为其各自所有者的财产。

#### **11.2 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.3 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
PCA9539DB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539DBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PCA9539	Samples
PCA9539DBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539DGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9539	Samples
PCA9539DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9539	Samples
PCA9539PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539PWRG4	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD9539	Samples
PCA9539RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD9539	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9539DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
PCA9539DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
PCA9539DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9539DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
PCA9539PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
PCA9539RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
PCA9539RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



		· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9539DBQR	SSOP	DBQ	24	2500	356.0	356.0	35.0
PCA9539DBR	SSOP	DB	24	2000	356.0	356.0	35.0
PCA9539DGVR	TVSOP	DGV	24	2000	356.0	356.0	35.0
PCA9539DWR	SOIC	DW	24	2000	350.0	350.0	43.0
PCA9539PWR	TSSOP	PW	24	2000	356.0	356.0	35.0
PCA9539RGER	VQFN	RGE	24	3000	356.0	356.0	35.0
PCA9539RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PCA9539DB	DB	SSOP	24	60	530	10.5	4000	4.1
PCA9539DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



### **PW0024A**



#### **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0024A

## **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0024A

### **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



### **RGE0024B**



#### **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



### **RGE0024B**

### **EXAMPLE BOARD LAYOUT**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



### **RGE0024B**

### **EXAMPLE STENCIL DESIGN**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




## **RGE0024C**

# **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 1. per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RGE0024C**

#### **EXAMPLE BOARD LAYOUT**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **RGE0024C**

#### **EXAMPLE STENCIL DESIGN**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司