

## SNx4HC377 具有时钟使能端的八路 D 类触发器

### 1 特性

- 2V 至 6V 的宽工作电压范围
- 输出可驱动多达 10 个 LSTTL 负载
- 低功耗， $I_{CC}$  最大值为 80  $\mu$ A
- $t_{pd}$  典型值 = 12 ns
- $\pm 4$  mA 输出驱动 (在 5V 时)
- 低输出电流，最大值 1 $\mu$ A
- 八个具有单轨输出的触发器
- 时钟启用已锁存，以避免时钟故障

### 2 应用

- 缓冲/存储寄存器
- 移位寄存器
- 图形发生器


### 3 说明

这些器件为具有使能输入的正缘触发八路 D 型触发器。'HC377 器件与 'HC273 器件类似，但具有锁存的时钟使能 (CLKEN) 输入，而不是常见的清零。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
SN74HC377DW	SOIC (20)	12.80mm × 7.50mm
SN74HC377N	PDIP (20)	25.40mm × 6.35mm
SN74HC377NS	SO (20)	15.00 mm × 5.30 mm
SN54HC377J	CDIP (20)	26.92mm × 6.92mm
SNJ54HC377FK	LCCC (20)	8.89mm × 8.45mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



功能方框图



## Table of Contents

<b>1 特性</b> .....	1	8.1 Overview.....	8
<b>2 应用</b> .....	1	8.2 Functional Block Diagram.....	8
<b>3 说明</b> .....	1	8.3 Device Functional Modes.....	9
<b>4 Revision History</b> .....	2	<b>9 Power Supply Recommendations</b> .....	10
<b>5 Pin Configuration and Functions</b> .....	3	<b>10 Layout</b> .....	10
<b>6 Specifications</b> .....	4	10.1 Layout Guidelines.....	10
6.1 Absolute Maximum Ratings.....	4	<b>11 Device and Documentation Support</b> .....	11
6.2 Recommended Operating Conditions <sup>(1)</sup> .....	4	11.1 Documentation Support.....	11
6.3 Thermal Information.....	4	11.2 接收文档更新通知.....	11
6.4 Electrical Characteristics.....	5	11.3 支持资源.....	11
6.5 Timing Requirements.....	5	11.4 Trademarks.....	11
6.6 Switching Characteristics.....	6	11.5 Electrostatic Discharge Caution.....	11
6.7 Operating Characteristics.....	6	11.6 术语表.....	11
<b>7 Parameter Measurement Information</b> .....	7	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	11
<b>8 Detailed Description</b> .....	8		



## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision C (January 2022) to Revision D (May 2022)</b>	<b>Page</b>
• Junction-to-ambient thermal resistance values increased. DW was 58 is now 109.1, N was 69 is now 84.6, NS was 60 is now 113.4.....	4

<b>Changes from Revision B (January 2003) to Revision C (January 2022)</b>	<b>Page</b>
• 更新了整个文档中的编号、格式、表格、图和交叉参考，以反映现代数据表标准.....	1

## 5 Pin Configuration and Functions



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	7	V
$I_{IK}$	Input clamp current <sup>(2)</sup>	$(V_I < 0 \text{ or } V_I > V_{CC})$		$\pm 20$ mA
$I_{OK}$	Output clamp current <sup>(2)</sup>	$(V_O < 0 \text{ or } V_O > V_{CC})$		$\pm 20$ mA
$I_O$	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		$\pm 25$ mA
	Continuous current through $V_{CC}$ or GND		$\pm 50$	mA
$T_J$	Junction temperature		150	°C
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 Recommended Operating Conditions<sup>(1)</sup>

		SN54HC377			SN74HC377			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	2	5	6	2	5	6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2 \text{ V}$		1.5	1.5		V	
		$V_{CC} = 4.5 \text{ V}$		3.15	3.15			
		$V_{CC} = 6 \text{ V}$		4.2	4.2			
$V_{IL}$	Low-level input voltage	$V_{CC} = 2 \text{ V}$			0.5	0.5	V	
		$V_{CC} = 4.5 \text{ V}$			1.35	1.35		
		$V_{CC} = 6 \text{ V}$			1.8	1.8		
$V_I$	Input voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$V_O$	Output voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$t_t$	Input transition rise/fall time	$V_{CC} = 2 \text{ V}$			1000	1000	ns	
		$V_{CC} = 4.5 \text{ V}$			500	500		
		$V_{CC} = 6 \text{ V}$			400	400		
$T_A$	Operating free-air temperature	- 55		125	- 40	85	°C	

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

### 6.3 Thermal Information

THERMAL METRIC		DW (SOIC)	N (PDIP)	NS (SO)	UNIT
		20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	84.6	113.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76	72.5	78.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	78.4	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	51.5	55.3	47.1	°C/W
$\psi_{JB}$	Junction-to-top characterization parameter	77.1	65.2	78.1	°C/W

### 6.3 Thermal Information (continued)

THERMAL METRIC		DW (SOIC)	N (PDIP)	NS (SO)	UNIT
		20 PINS	20 PINS	20 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

### 6.4 Electrical Characteristics

PARAMETER	TEST CONDITIONS <sup>(1)</sup>	$V_{CC}$ (V)	$T_A = 25^\circ\text{C}$			SN74HC377		SN74HC377		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -20 \mu\text{A}$	2	1.9	1.998		1.9		1.9	V	
		4.5	4.4	4.499		4.4		4.4		
		6	5.9	5.999		5.9		5.9		
$V_{OH}$	$I_{OH} = -4 \text{ mA}$	4.5	3.98	4.3		3.7		3.84	V	
		6	5.48	5.8		5.2		5.34		
		6	5.48	5.8		5.2		5.34		
$V_{OL}$	$I_{OL} = 20 \mu\text{A}$	2		0.002	0.1		0.1		0.1	V
		4.5		0.001	0.1		0.1		0.1	
		6		0.001	0.1		0.1		0.1	
$V_{OL}$	$I_{OL} = 4 \text{ mA}$	4.5		0.17	0.26		0.4		0.33	V
		6		0.15	0.26		0.4		0.33	
$I_I$	$V_I = V_{CC}$ or 0	6		$\pm 0.1$	$\pm 100$		$\pm 1000$		$\pm 1000$	nA
$I_{CC}$	$V_I = V_{CC}$ or 0. $I_O = 0$	6			8		160		80	$\mu\text{A}$
$C_i$		2 to 6		3	10		10		10	pF

(1)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

### 6.5 Timing Requirements

		$V_{CC}$	$T_A = 25^\circ\text{C}$		SN54HC377		SN74HC377		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	2		5		3		4	MHz
		4.5		25		16		20	
		6		29		19		23	
$t_W$	Pulse duration, CLK high or low	2	100		150		125		ns
		4.5	20		30		25		
		6	17		25		21		
$t_{su}$	Setup time, data before CLK $\uparrow$	D	2	100		150		125	ns
			4.5	20		30		25	
			6	17		25		21	
	CLKEN high or low	2	100		150		125		
		4.5	20		30		25		
		6	17		25		21		
$t_h$	Hold time, data after LE $\uparrow$	CLKEN inactive or active, data	2	5		5		5	ns
			4.5	5		5		5	
			6	5		5		5	

## 6.6 Switching Characteristics

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) See [Parameter Measurement Information](#)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ (V)	$T_A = 25^\circ\text{C}$			SN54HC377		SN74HC377		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			2	5	11		3		4	MHz	
			4.5	25	54		16		20		
			6	29	64		19		23		
$t_{pd}$	CLK	Any	2		56	160		240		200	ns
			4.5		15	32		48		40	
			6		12	27		41		34	
$t_t$		Any	2		38	75		110		95	ns
			4.5		8	15		22		19	
			6		6	13		19		16	

## 6.7 Operating Characteristics

$T_A = 25^\circ\text{C}$


		Test Conditions	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per flip-flop	No load	30	pF

## 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_t < 2.5 \text{ ns}$ .

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1)  $C_L$  includes probe and test-fixture capacitance.

图 7-1. Load Circuit for Push-Pull Outputs




图 7-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration






图 7-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

图 7-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

图 7-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs


## 8 Detailed Description

### 8.1 Overview

These devices are positive-edge-triggered octal D-type flip-flops with an enable input. The ' HC377 devices are similar to the ' HC273 devices, but feature a latched clock-enable ( $\overline{\text{CLKEN}}$ ) input instead of a common clear.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse, if  $\overline{\text{CLKEN}}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. These devices are designed to prevent false clocking by transitions at  $\overline{\text{CLKEN}}$ .

### 8.2 Functional Block Diagram





### 8.3 Device Functional Modes

**Function Table  
(Each Flip-Flop)**

INPUTS			OUTPUT Q
CLKEN	CLK	D	
H	X	X	Q <sub>0</sub>
L	↑	H	H
L	↑	L	L
X	L	X	Q <sub>0</sub>

## 9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 10 Layout

### 10.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

#### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87807012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	<a href="#">Samples</a>
5962-8780701RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	<a href="#">Samples</a>
SN54HC377J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC377J	<a href="#">Samples</a>
SN74HC377DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	<a href="#">Samples</a>
SN74HC377DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	<a href="#">Samples</a>
SN74HC377N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	<a href="#">Samples</a>
SN74HC377NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	<a href="#">Samples</a>
SN74HC377NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	<a href="#">Samples</a>
SNJ54HC377FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	<a href="#">Samples</a>
SNJ54HC377J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54HC377, SN74HC377 :**

- Catalog : [SN74HC377](#)
- Military : [SN54HC377](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC377DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC377NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC377NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC377DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-87807012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74HC377DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74HC377N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC377NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC377FK	FK	LCCC	20	1	506.98	12.06	2030	NA



J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D The 20 pin end lead shoulder width is a vendor option, either half or full width.

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司