

Technical documentation





**TPS62903** 

ZHCSNC0A - FEBRUARY 2021 - REVISED MARCH 2021

采用 1.5mm × 2mm QFN 封装的 TPS62903 3V 至 17V、高效率和低 Lo 降压转换器

# 1 特性

**TEXAS** 


- 在宽占空比和负载范围内可实现高效率
  - I<sub>o</sub>:4µA(典型值)

INSTRUMENTS

- 可选开关频率: 2.5MHz 和 1.0MHz
- R<sub>DS(ON)</sub>: 62m Ω 高侧, 22m Ω 低侧
- 自动效率增强 (AEE)
- 间距为 0.5mm 的小型 1.5mm × 2.0mm VQFN 封装
- 高达 3A 的持续输出电流
- 整个温度范围(-40°C至150°C)内的反馈电压精 度达 ±0.9%
- 可配置的输出电压选项:
  - VFB 外部分压器: 0.6V 至 5.5V
  - V<sub>SFT</sub>内部分压器:16个电压选项(0.4V 至 5.5V)
- 带 100% 模式的 DCS-Control<sup>™</sup> 拓扑
- 高度灵活且易于使用
  - 针对单层布线的引脚排列进行了优化
  - 精密使能输入
  - 强制 PWM 或自动省电模式
  - 电源正常状态输出
  - 可选有源输出放电
  - 可调软启动和跟踪
- 无需外部自举电容器
- 使用 TPS62903 并借助 WEBENCH<sup>®</sup> Power Designer 创建定制设计方案

# 2 应用

- 工厂自动化和控制
- 楼宇自动化



- 数据中心和企业级计算
- 电机驱动系统
- 电力输送
- PC 和笔记本电脑

# 3 说明


TPS62903 是一款高效、小巧、灵活且易用的同步降压 直流/直流转换器。2.5MHz 或 1.0MHz 的可选开关频率 支持使用小型电感器,并提供快速瞬态响应。该器件利 用 DCS-Control 拓扑支持 ± 1% 的高 VOUT 精度。3V 至 17V 的宽输入电压范围支持各种标称输入,例如 12V 电源轨、单节或多节锂离子电池、5V 或 3.3V 电 源轨。

TPS62903 可在轻负载时自动进入省电模式 (如果选择 了自动 PFM/PWM)以保持高效率。此外,为了在非 常小的负载下提供高效率,该器件具有 4µA 的低典型 静态电流。AEE(如果启用)可在 V<sub>IN</sub>、V<sub>OUT</sub> 和负载 电流范围内提供高效率。该器件包含一个 MODE/ Smart-CONF 输入,用来设置内部/外部分压器、开关 频率、输出电压放电和自动省电模式或强制 PWM 操 作。

该器件采用小型 9 引脚 VQFN 封装,尺寸为 1.50mm × 2.00mm,间距为 0.5mm。

	器件信息	
器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TPS62903	VOEN-HR	1 50mm x 2 00mm





效率与输出电流间的关系(频率为 2.5MHz 至 1 µ H 时 Vo为1.2V,自动PFM/PWM)





# **Table of Contents**

1	特性	1
2	应用	1
	说明	1
	Revision History	2
5	Pin Configuration and Functions	3
6	Specifications	4
	6.1 Absolute Maximum Ratings	4
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	4
	6.4 Thermal Information	5
	6.5 Electrical Characteristics	5
	6.6 Typical Characteristics	
7	Detailed Description	8
	7.1 Overview	8
	7.2 Functional Block Diagram	8
	7.3 Feature Description	9
	7.4 Device Functional Modes14	4


8 Application and Implementation	17
8.1 Application Information	17
8.2 Typical Application with Adjustable Output Voltag	e 17
8.3 System Examples	37
9 Power Supply Recommendations	39
10 Layout	40
10.1 Layout Guidelines	40
10.2 Layout Example	
11 Device and Documentation Support	42
11.1 Device Support	42
11.2 接收文档更新通知	42
11.3 支持资源	42
11.4 Trademarks	42
11.5 静电放电警告	42
11.6 术语表	42
12 Mechanical, Packaging, and Orderable	
Information	42

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Cł	nanges from R	evision * (F	ebruary	2021) to Re	evision A (March 2021) P	age
•	将器件状态从	"预告信息"	更改为	"量产数据"		1



# **5** Pin Configuration and Functions



# 图 5-1. 9-Pin RPJ VQFN Package (Top View, Device Pins Face Down)

### 表 5-1. Pin Functions

PIN		I/O	DESCRIPTION		
NUMBER	NAME	1/0	DESCRIPTION		
1	PG	0	Open-drain power good output. High = $V_{OUT}$ is ready. Low = $V_{OUT}$ is below nominal regulation. This pin requires a pullup resistor.		
2	SW		Switch pin of the converter and is connected to the internal power switches. Connect the inductor between SW and the output capacitor.		
3	VOS	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.		
4	GND		Ground pin. It must be connected directly to the common ground plane.		
5	EN	I	Enable input pin. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.		
6	VIN	I	Power supply input pin. Make sure the input capacitor is connected as close as possible between the VIN and GND pins.		
7	MODE/ S-CONF	I	Device mode selection (auto PFM/PWM or forced PWM operation) and SmartConfig <sup>™</sup> pin. Connect high, low, or to a resistor to configure the device according to 表 7-1. Do not leave this pin unconnected.		
8	SS/TR	I	Soft Start/Tracking pin. An external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing. The pin can be left floating for the fastest ramp-up time.		
9	FB/ VSET	1	<ul> <li>Depends on device configuration (see # 7.3.1)</li> <li>FB: Voltage feedback input. Connect resistive output voltage divider to this pin.</li> <li>VSET: Output voltage setting pin. Connect a resistor to GND to choose the output voltage according to 表 7-2.</li> </ul>		



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	VIN, EN, PG, MODE/S-CONF	-0.3	18	
	SW (DC)	-0.3	V <sub>IN</sub> + 0.3	V
vollage	SW (AC, less than 10ns) <sup>(3)</sup>	-3.0	23	v
	FB/VSET, SS/TR, VOS	-0.3	6	
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to network ground terminal.

(3) While switching.

# 6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
	V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage range	3.0		17	V
Vo	Output voltage range	0.4		5.5	V
CI	Effective input capacitance	3	10		μF
Co	Effective output capacitance (2.5MHz selection)	10	22	100 <mark>(1)</mark>	μF
Co	Effective output capacitance (1.0MHz selection)	6	22	50 <mark>(1)</mark>	μF
I <sub>OUT</sub>	Output current	0		3	А
I <sub>SINK_PG</sub>	Sink current at PG-Pin			1	mA
TJ	Junction temperature <sup>(2)</sup>	-40		150	°C

(1) This is for capacitors directly at the output of the device. More capacitance is allowed if there is a series resistance associated to the capacitor.

(2) Operating lifetime is derated at junction temperatures greater than 125°C.



# 6.4 Thermal Information

		TPS		
	THERMAL METRIC <sup>(1)</sup>	VQFN	UNIT	
		JEDEC PCB	TPS6290xEVM-069	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	97.2	73.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	74.4	N/A	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	25	N/A	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.7	4.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	24.7	28	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Electrical Characteristics**

 $V_I$  = 3 V to 17 V,  $T_J$  = -40°C to +150°C, Typical values at  $V_I$  = 12.0 V and  $T_A$  = 25°C,unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I <sub>Q_PSM</sub>	Operating Quiescent Current (Power Save Mode)	lout = 0 mA, device not switching		4		μA
I <sub>Q_PWM</sub>	Operating Quiescent Current (PWM Mode)	VIN=12 V, VOUT=1.2 V; lout = 0 mA, device switching		8		mA
I <sub>SD</sub>	Shutdown current into VIN pin	EN = 0 V		0.27	3.5	μA
V	Under Voltage Lock-Out	V <sub>IN</sub> rising	2.85	2.925	3.0	V
V <sub>UVLO</sub>	Under Voltage Lock-Out	V <sub>IN</sub> falling	2.7	2.775	2.85	V
V <sub>UVLO_HYS</sub>	Under Voltage Lock-Out Hysteresis	Hysteresis		150		mV
CONTROL 8	INTERFACE					
I <sub>LKG</sub>	EN Input leakage current	EN = 12 V		10	300	nA
V <sub>IH_MODE</sub>	High-Level Input Voltage at MODE/S- CONF-Pin		1.0			V
т	Thermal Shutdown Threshold	T <sub>J</sub> rising		170		°C
T <sub>SD</sub>	Thermal Shutdown Hysteresis	Hysteresis		20		U
V <sub>IH</sub>	High-level input voltage at EN-Pin		0.97	1.0	1.03	V
V <sub>IL</sub>	Low-level input voltage at EN-Pin		0.87	0.9	0.93	V
R <sub>EN_PD</sub>	Smart-Enable Internal Pulldown Resistor	EN = LOW		0.5		MΩ
		$V_{FB}$ rising, referenced to $V_{FB}$ nominal	93.5%	96%	99%	
V <sub>PG</sub>	Power good threshold	$V_{\text{FB}}$ falling, referenced to $V_{\text{FB}}$ nominal	88.5%	93%	96%	
		Hysteresis	1.5%	3.5%	6%	
V <sub>PG_OL</sub>	Low-level output voltage at PG pin	I <sub>SINK</sub> = 1 mA			0.4	V
I <sub>PG_LKG</sub>	Input leakage current into PG pin	V <sub>PG</sub> = 5 V		15	550	nA
t <sub>PG_DLY</sub>	Power good delay time	V <sub>FB</sub> falling		32		μs
R <sub>SET</sub>	S-CONF/VSET Resistor Tolerance		-4		+4	%
C <sub>SET</sub>	Maximum Capacitance connected to S-CONF/VSET Pins				30	pF
POWER SW	ITCHES					
I <sub>LKG_SW</sub>	Leakage current into SW-Pin	$V_{SW} = V_{OS} = 5.5 V$		2	7	μA
D	High-side FET on resistance	V <sub>IN</sub> > 4 V, I <sub>SW</sub> = 500 mA		62	111	
R <sub>DS_ON</sub>	Low-side FET on resistance	V <sub>IN</sub> > 4 V, I <sub>SW</sub> = 500 mA		22	40	mΩ
	High-side FET current limit	TPS62903	4.0	4.6	5.5	А
I <sub>LIM</sub>	Low-side FET current limit	TPS62903	4.0	4.4	5.0	А




	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>LIM_SINK</sub>	Low-side FET sink current limit		1.3	1.7	2.5	А
f <sub>sw</sub>	Switching frequency	2.5-MHz selection		2.5		MHz
T <sub>ON(MIN)</sub>	Minimum On-time			50		ns
f <sub>sw</sub>	Switching frequency	1.0-MHz selection		1.0		MHz
D	Dutycycle				1	
OUTPUT					1	
V <sub>O_Reg1</sub>	Output Voltage Regulation	VSET Configuration selected. $T_J = 25$ °C.	-0.9%		+0.9%	
V <sub>O_Reg2</sub>	Output Voltage Regulation	VSET Configuration selected. 0 °C< $T_{\rm J}$ <85 °C	-1.1%		+1.1%	
V <sub>O_Reg3</sub>	Output Voltage Regulation	VSET Configuration selected40 °C< T <sub>J</sub> <150 °C	-1.25%		+1.25%	
V <sub>FB</sub>	Feedback Regulation Voltage	Adjustable Configuration selected		0.6		V
V <sub>FB_Reg1</sub>	Feedback Voltage Regulation	FB-Option selected. $T_J = 25 $ °C.	-0.6%		+0.6%	
V <sub>FB_Reg2</sub>	Feedback Voltage Regulation	FB-Option selected. 0 °C< T <sub>J</sub> <85 °C.	-0.65%		+0.65%	
V <sub>FB_Reg3</sub>	Feedback Voltage Regulation	FB-Option selected40 °C< T <sub>J</sub> <150 °C	-0.9%		+0.9%	
FB	Input leakage current into FB pin	Adjustable configuration, VFB = 0.6 V		1	70	nA
	Start-up delay time	I <sub>O</sub> = 0 mA, time from EN=HIGH until start switching, Adjustable Configuration selected		600	1400	μs
T <sub>delay</sub>	Start-up delay time	I <sub>O</sub> = 0 mA, time from EN=HIGH until start switching, VSET Configuration selected. The typical value is based on the first option of VSET configuration.		650	1850	μs
T <sub>SS</sub>	Soft-Start time	$I_{O}$ = 0 mA after T <sub>delay</sub> , from 1 <sup>st</sup> switching pulse until target V <sub>O</sub> ; TR/SS- Pin = OPEN		150	200	μs
SS	SS/TR source current		2.3	2.5	2.7	μA
V <sub>FB</sub> /V <sub>SS/TR</sub>	Tracking Gain, Adjustable Configuration			0.75		
V <sub>FB</sub> /V <sub>SS/TR</sub>	Tracking Gain tolerance			±8		mV
R <sub>DISCH</sub>	Active Discharge Resistance	Discharge = ON - Option Selected, EN = LOW,		7.5	20	Ω

# $V_I$ = 3 V to 17 V, $T_J$ = -40°C to +150°C, Typical values at $V_I$ = 12.0 V and $T_A$ = 25°C,unless otherwise noted



# 6.6 Typical Characteristics






# 7 Detailed Description

# 7.1 Overview

The TPS62903 synchronous switched mode power converters are based on DCS-Control (Direct Control with Seamless Transition into power save mode). DCS-Control is an advanced regulation topology that combines the advantages of hysteretic, voltage mode, and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady-state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally-compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

# 7.2 Functional Block Diagram





# 7.3 Feature Description

# 7.3.1 Mode Selection and Device Configuration MODE/S-CONF


With MODE/S-CONF (SmartConfig), this device features an input with two functions. It can be used to customize the device behavior in two ways:

- Select the device mode (FPWM or auto PFM/PWM with AEE operation) traditionally with a HIGH- or LOWlevel.
- Select the device configuration (switching frequency, internal/external feedback, output discharge, and PFM/PWM mode) by connecting a single resistor to the MODE/S-CONF pin.

The device interprets this pin during the start-up sequence after the internal OTP readout and before it starts switching in soft start. If the device reads a HIGH- or LOW-level, the Dynamic Mode Change is active and PFM/PWM mode can be changed during operation. If the device reads a resistor value, there is no further interpretation during operation and device mode or other configurations cannot be changed afterwards.

#### Note

The MODE/S-CONF pin must not be left floating. Connect the pin high, low, or to a resistor to configure the device according to  $\frac{1}{7}$  7-1.



# 图 7-1. Interpretation of S-CONF and VSET Flow


表 7-1. SmartConfig Setting Table										
#	LEVEL OR RESISTOR VALUE [ $\Omega$ ] <sup>(1)</sup>	FB/VSET- PIN	F <sub>SW</sub> (MHz)	OUTPUT DISCHARGE	MODE (AUTO OR FORCED PWM)	DYNAMIC MODE CHANGE				
	Setting Options by Level									
1	GND	external FB	2.5	yes	Auto PFM/PWM with AEE	active				
2	HIGH (>V <sub>IH_MODE</sub> )	external FB	2.5	yes	Forced PWM					
	Setting Options by Resistor									
3	7.15 k	external FB	2.5	no	Auto PFM/PWM with AEE					
4	8.87 k	external FB	2.5	no	Forced PWM					
5	11.0 k	external FB	1	yes	Auto PFM/PWM					
6	13.7 k	external FB	1	yes	Forced PWM					
7	16.9 k	external FB	1	no	Auto PFM/PWM					
8	21.0 k	external FB	1	no	Forced PWM					
9	26.1 k	VSET	2.5	yes	Auto PFM/PWM with AEE	not active				
10	32.4 k	VSET	2.5	yes	Forced PWM					
11	40.2 k	VSET	2.5	no	Auto PFM/PWM with AEE					
12	49.9 k	VSET	2.5	no	Forced PWM					
13	61.9 k	VSET	1	yes	Auto PFM/PWM					
14	76.8 k	VSET	1	yes	Forced PWM					
15	95.3 k	VSET	1	no	Auto PFM/PWM					
16	118 k	VSET	1	no	Forced PWM					


E96 Resistor Series, 1% Accuracy, Temperature Coefficient better or equal than ±200 ppm/°C (1)

# 7.3.2 Adjustable V<sub>O</sub> Operation (External Voltage Divider)

The TPS62903 can be programmed by the MODE/S-CONF pin to either classical configuration where the FB/ VSET pin is used as the feedback pin, sensing V<sub>O</sub> through an external resistive divider. The TPS62903 can also be programmed to 16 different fixed output voltages. These are set through an external resistor between the FB/ VSET pin and GND. In this configuration, V<sub>O</sub> is directly sensed at the VOS terminal of the device.

If the device is configured to operate in classical adjustable V<sub>O</sub> operation, the FB/VSET pin is used as the feedback pin and needs to sense V<sub>O</sub> through an external divider network. 图 7-2 shows the typical schematic for this configuration.







### 7.3.3 Setable V<sub>0</sub> Operation (VSET and Internal Voltage Divider)

If the device is configured to VSET-operation,  $V_0$  is sensed only through the VOS pin by an internal resistor divider. The target  $V_0$  is programmed by an external resitor connected between the VSET pin and GND.  $\boxtimes$  7-3 shows the typical schematic for this configuration.




图 7-3. Setable Vo Operation Schematic

#	RESISTOR VALUE [ $\Omega$ ]	TARGET V <sub>O</sub> [V]			
1	GND	1.2			
2	4.64 k	0.4			
3	5.76 k	0.6			
4	7.15 k	0.8			
5	8.87 k	1.0			
6	11.0 k	1.1			
7	13.7 k	1.3			
8	16.9 k	1.35			
9	21.0 k	1.8			
10	26.1 k	1.9			
11	40.2 k	2.5			
12	61.9 k	3.8			
13	76.8 k	5.0			
14	95.3 k	5.1			
15	118.0 k	5.5			
16	249.00 k or larger/Open	3.3			

#### 表 7-2. VSET Selection Table

#### 7.3.4 Soft Start / Tracking (SS/TR)

With the SS/TR pin, it is possible to adjust the soft start behavior and track an external voltage. See # 8.2.2.6 for operation details.

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay, then the internal reference, and hence  $V_0$ , rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin unconnected provides the fastest start-up, limited internally (the pin must not be pulled LOW externally).



If the device is set to shut down (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new start-up sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used to track a master voltage. The output voltage follows this voltage up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current.

## 7.3.5 Smart Enable with Precise Threshold

The voltage applied at the enable pin of the TPS62903 is compared to a fixed threshold rising voltage. This allows you to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The precise enable input allows the user to program the undervoltage lockout by adding a resistor divider to the input of the enable pin.

The enable input threshold for a falling edge is lower than the rising edge threshold. The TPS62903 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

An internal resistor pulls the EN pin to GND when the device is disabled and avoids the pin to be float (once the device is enabled, the pulldown is removed). This prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to a low level safely. With EN low, the device is in shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin once the internal control logic and the reference have been powered up. With EN set to a low level, the device enters shutdown mode and the pulldown resistor is activated again.

# 7.3.6 Power Good (PG)

The TPS62903 has a built-in Power Good (PG) feature to indicate whether the output voltage has reached its target and the device is ready. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to the recommended input voltage level. PG is low when the device is turned off due to EN, UVLO (undervoltage lockout), or thermal shutdown. V<sub>IN</sub> must remain present for the PG pin to stay low.

If the power good output is not used, it is recommended to tie to GND or leave it open.

	LOGIC SIGNALS								
VI	EN-PIN	PG STATUS							
		No	V <sub>O</sub> on target	High Impedance					
V <sub>I</sub> > UVLO	HIGH	110	V <sub>O</sub> < target	LOW					
V <sub>1</sub> > 0VLO			Yes	х	LOW				
	LOW	x	х	LOW					
1.8 V< V <sub>I</sub> < UVLO	x	x	х	LOW					
V <sub>I</sub> < 1.8 V	x	x	Х	Undefined					

表 7-3. Power Good Indicator Functional Table

# 7.3.7 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

#### 7.3.8 Current Limit And Short Circuit Protection

The TPS62903 is protected against overload and short circuit events. If the inductor current exceeds the high-side FET current limit ( $I_{LIMH}$ ), the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side FET turns on again only if the current in the low-side FET has decreased below the low-side FET current limit threshold.



Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given as 方程式 1:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{PD}$$
<sup>(1)</sup>

where

- I<sub>LIMH</sub> is the static high-side FET current limit as specified in the *Electrical Characteristics*
- L is the effective inductance at the peak current
- V<sub>L</sub> is the voltage across the inductor (V<sub>IN</sub> V<sub>OUT</sub>)
- t<sub>PD</sub> is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{VIN - VOUT}{L} \times 50 \, ns$$
<sup>(2)</sup>

### 7.3.9 Thermal Shutdown

The junction temperature, T<sub>J</sub>, of the device is monitored by an internal temperature sensor. If T<sub>J</sub> rises and exceeds the thermal shutdown threshold, T<sub>SD</sub>, the device shuts down. Both the high-side and low-side power FETs are turned off and PG goes low. When T<sub>J</sub> decreases below the hysteresis, the converter resumes normal operation, beginning with soft start. During a PFM skip pause, the thermal shutdown feature is not active. A shutdown or re-start is only triggered during a switching cycle. See # 7.4.3.



# 7.4 Device Functional Modes

# 7.4.1 Pulse Width Modulation (PWM) Operation

The TPS62903 has two operating modes: forced PWM mode discussed in this section and PWM/PFM as discussed in # 7.4.3.

With the MODE/S-CONF pin configured for PWM mode, the TPS62903 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5/1.0 MHz. The frequency variation in PWM is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$ , and the inductance. The on-time in forced PWM mode is given by 方程式 3:

$$TON = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{sw}}$$
(3)

#### 7.4.2 AEE (Automatic Efficiency Enhancement)

$$F_{sw}(MHz) = 10 \times V_{OUT} \times \frac{V_{IN} - V_{OUT}}{V_{IN}^{2}}$$
(4)

The AEE function in the TPS62903 adjusts the on-time (TON) in power save mode, depending on the input voltage and the output voltage to maintain highest efficiency. The on-time in steady-state operation can be estimated as using 方程式 5:

$$TON = 100 \times \frac{VIN}{VIN - VOUT} [ns]$$
<sup>(5)</sup>

方程式 6 shows the relation among the inductor ripple current, switching frequency, and duty cycle.

$$\Delta I_{L} = V_{OUT} \times \left(\frac{1-D}{L \times f_{SW}}\right) = V_{OUT} \times \left(\frac{1-\left(\frac{V_{OUT}}{V_{IN}}\right)}{L \times f_{SW}}\right)$$
(6)

Efficiency increases by decreasing switching losses and preserving high efficiency for varying duty cycles, while the ripple current amplitude remains low enough to deliver the full output current without reaching current limit. The AEE feature provides an efficiency enhancement for various duty cycles, especially for lower  $V_{OUT}$  values where fixed frequency converters suffer from a significant efficiency drop. Furthermore, this feature compensates for the very small duty cycles of high  $V_{IN}$  to low  $V_{OUT}$  conversion, which limits the control range in other topologies.

# 7.4.3 Power Save Mode Operation (Auto PFM/PWM)

When the MODE/S-CONF pin is configured for power save mode (auto PFM/PWM). The device operates in PWM mode as long the output current is higher than half of the ripple current of the inductor. To maintain high efficiency at light loads, the device enters power save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half of the ripple current of the inductor. The power save mode is entered seamlessly when the load current decreases. This ensures a high efficiency in light load operation. The device remains in power save mode as long as the inductor current is discontinuous.



In power save mode, the switching frequency decreases linearly with the load current maintaining high efficiency. The transition in and out of power save mode is seamless in both directions.

In addition to adjusting the switching, the TPS62903 adjusts the on-time (TON) in power save mode, depending on the input voltage and the output voltage to maintain highest efficiency using the AEE function when 2.5 MHz is selected as described in # 7.4.2.

In power save mode, the TON time can be estimated using 5 for 1 MHz and 5 for 2.5 MHz (given the AEE is enabled for 2.5 MHz).

For very small output voltages, an absolute minimum on-time of about 50 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Using TON, the typical peak inductor current in power save mode is approximated by 方程式 7:

$$ILPSM_{(peak)} = \frac{(VIN - VOUT)}{L} \times TON$$
(7)

There is a minimum off-time which limits the duty cycle of the TPS62903. When  $V_{IN}$  decreases to typically 15% above  $V_{OUT}$ , the TPS62903 does not enter power save mode, regardless of the load current. The device maintains output regulation in PWM mode.

The output voltage ripple in power save mode is given by 方程式 8:

$$\Delta V = \frac{L \times VIN^2}{200 \times C} \left( \frac{1}{VIN - VOUT} + \frac{1}{VOUT} \right)$$
(8)

where

- L is the effective inductance
- C is the output effective capacitance

# 7.4.4 100% Duty-Cycle Operation

The duty cycle of the buck converter operating in PWM mode is given as  $D = V_{OUT}/V_{IN}$ . The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 80 ns is reached, the TPS62903 scales down its switching frequency while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences (for example, getting longest operation time of battery-powered applications). In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$VIN_{(\min)} = VOUT + IOUT(R_{DS(on)} + R_L)$$

where

- IOUT is the output current
- R<sub>DS(on)</sub> is the on-state resistance of the high-side FET
- R<sub>L</sub> is the DC resistance of the inductor used

# 7.4.5 Output Discharge Function

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS62903 has been enabled at least once since the supply voltage was applied. The

(9)



internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V.

### 7.4.6 Starting into a Pre-Biased Load

The TPS62903 is capable of starting into a pre-biased output. The device only starts switching when the internal soft-start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS62903 does not start switching unless the voltage at the feedback pin drops to the target.



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS62903 devices are highly-efficient, small, and highly-flexible synchronous step-down DC-DC converters that are easy to use. A wide input voltage range of 3 V to 17 V supports a wide variety of inputs like 12-V supply rails, single-cell or multi-cell Li-lon, and 5-V or 3.3-V rails.

# 8.2 Typical Application with Adjustable Output Voltage




图 8-1. Typical Application Circuit

#### 8.2.1 Design Requirements

#### 表 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17 V, 3-A Step-Down Converter	TPS6290x series; Texas Instruments
L	1-µH inductor	XGL4020-102; Coilcraft
CIN	10 µF, 25 V, Ceramic, 0805	C3216X7R1E106M160AE, TDK
COUT	22 µF, 16 V, Ceramic, 0805	C2012X7S1A226M125AC, TDK
CSS	Depends on soft start time; see #8.2.2.5.3	16 V, Ceramic, X7R
R1	Depending on V <sub>OUT</sub> ; see # 8.2.2.2	Standard 1% metal film
R2	Depending on V <sub>OUT</sub> ; see # 8.2.2.2	Standard 1% metal film
R3	Depending on device setting, see $\#$ 7.3.1	Standard 1% metal film

# 8.2.2 Detailed Design Procedure

# 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62903 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.



(10)

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2.2.2 Programming the Output Voltage

The output voltage of the TPS62903 is adjustable. It can be programmed for output voltages from 0.6 V to 5.5 V using a resistor divider from  $V_{OUT}$  to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from  $\beta$ 程式 10. It is recommended to choose resistor values that allow a current of at least 2  $\mu$  A, meaning the value of R2 should not exceed 400 k  $\Omega$ . Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left(\frac{VOUT}{VFB} - 1\right)$$

With typical VFB = 0.6 V:

表 8-2. Setting the Output Voltage

NOMINAL OUTPUT VOLTAGE R1 R2 EXACT OUTPUT VOLTAGE										
0.75 V	<b>24.9 k</b> Ω	<b>100 k</b> Ω	0.749 V							
1.2 V	<b>100 k</b> Ω	<b>100 k</b> Ω	1.2 V							
1.5 V	<b>150 k</b> Ω	<b>100 k</b> Ω	1.5 V							
1.8 V	<b>200 k</b> Ω	<b>100 k</b> Ω	1.8 V							
2.0 V	<b>49.9</b> k Ω	21.5 k Ω	1.992 V							
2.5 V	<b>100 k</b> Ω	<b>31.6</b> k Ω	2.498 V							
3.0 V	<b>100 k</b> Ω	<b>24.9 k</b> Ω	3.009 V							
3.3 V	<b>113 k</b> Ω	<b>24.9 k</b> Ω	3.322 V							
5.0V	<b>182 k</b> Ω	<b>24.9 k</b> Ω	4.985 V							

# 8.2.2.3 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the control loop of the device. The TPS62903 is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see # 8.2.2.7). 8-3 can be used to simplify the output filter component selection. The values in 8-3 are nominal values. The effective capacitance was considered to vary by +20% and -50%.

	4.7 µF	10 µF	22 µF	47 µF	100 µF	200 µF			
1 µH		$\checkmark$	√ (1)	$\checkmark$	$\checkmark$	√ (3)			
1.5 µH		$\checkmark$	$\checkmark$	$\checkmark$	√ (3)				
2.2 µH		$\checkmark$	√ (2)	$\checkmark$	√ (3)				

#### 表 8-3. Recommended LC Output Filter Combinations

(1) This LC combination is the standard value and recommended for most applications with 2.5 MHz switching frequency.

(2) This LC combination is the standard value and recommended for most applications with 1-MHz switching frequency.

(3) Output capacitance needs to have a ESR of  $\ge$  10 m  $\Omega$  for stable operation, see  $\frac{\# 8.3.2}{\# 8.3.2}$ .



#### 8.2.2.4 Inductor Selection

The TPS62903 is designed for a nominal 1-µH inductor. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 1 µH will cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. Therefore, they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. Low-output current in forced PWM mode causes a larger negative inductor current peak which can exceed the negative current limit. At low or no output current and small inductor values, the output voltage cannot be regulated any more. More detailed information on further LC combinations can be found in SLVA463.

The inductor selection is affected by several factors like inductor ripple current, output ripple voltage, PWM-to-PFM transition point, and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). 方程式 11 calculates the maximum inductor current.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2}$$

$$\Delta I_{L(\max)} = V_{OUT} \times \left( \frac{1 - \frac{V_{OUT}}{V_{IN(\max)}}}{L_{(\min)} \times f_{sw}} \right)$$
(11)

where

- $I_{L(max)}$  is the maximum inductor current
- $\Delta I_{I(max)}$  is the maximum peak-to-peak inductor ripple current
- $L_{(min)}$  is the minimum effective inductor value
- f<sub>sw</sub> is the the actual PWM switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN(max)</sub> is the maximum expected output voltage

Calculating the maximum inductor current using the actual operating conditions gives the needed minimum saturation current of the inductor. It is recommended to add a margin of about 20%. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS62903 and are recommended for use:

表 8-4. List of Inductors									
TYPE	INDUCTANCE [µH]	CURRENT [A] <sup>(1)</sup>	DIMENSIONS [LxBxH] mm	MANUFACTURER					
XGL4020-102ME	1.0 μH, ±20%	8.8	4.0x4.0x2.1	Coilcraft					
DFE252012F-1R0M	1.0 μH, ±20%	4.7	2.5x2.5x1.2	muRata					
CIGT252010TM1R0MLE	1.0 μH, ±20%	5.3	2.5x2.5x1.0	Samsung					
TFM252010ALM-1R0MTAA	1.0 μH, ±20%	4.7	2.5x2.0x1.0	TDK					
XEL5030-222ME	2.2 μH, ±20%	9.7	5.3x5.5x3.1	Coilcraft					
XGL4020-222ME	2.2 μH, ±20%	6.2	4.0x4.0x2.1	Coilcraft					

(1) I<sub>SAT</sub> at 30% drop

The inductor value also determines the load current at which power save mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L$$

(13)

(12)



#### 8.2.2.5 Capacitor Selection

#### 8.2.2.5.1 Output Capacitor

The recommended value for the output capacitor is 22  $\mu$ F. The architecture of the TPS62903 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode (see SLVA463).

In power save mode, the output voltage ripple depends on the output capacitance, its ESR, ESL, and the peak inductor current. Using ceramic capacitors provides small ESR, ESL, and low ripple. The output capacitor needs to be as close as possible to the device.

For large output voltages, the dc bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

#### 8.2.2.5.2 Input Capacitor

For most applications, 10  $\mu$ F nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.


TYPE <sup>(1)</sup>	NOMINAL CAPACITANCE [µF]	VOLTAGE RATING [V]	SIZE	MANUFACTURER					
C3216X7R1E106K160AB	10	25	0805	TDK					
C2012X7S1A226M125AC	22	10	0805	TDK					

#### 表 8-5. List of Capacitors

(1) Lower of  $I_{RMS}$  at 40°C rise or  $I_{SAT}$  at 30% drop.

#### 8.2.2.5.3 Soft-Start Capacitor

A capacitor connected between SS/TR pin and GND allows a user-programmable start-up slope of the output voltage.



#### 图 8-2. Soft-Start Operation Simplified Schematic

An internal constant current source is provided to charge the external capacitance. The capacitor required for a given soft-start ramp time is given by:

$$C_{SS} = T_{SS} \times \frac{I_{SS}}{V_{REF}}$$

where

- C<sub>SS</sub> is the capacitance required at the SS/TR pin
- T<sub>SS</sub> is the desired soft-start ramp time
- I<sub>SS</sub> is the SS/TR source current, see the *Electrical Characteristics*
- V<sub>REF</sub> is the feedback regulation voltage (V<sub>FB</sub>), see the *Electrical Characteristics*

(14)



The fastest achievable typical ramp time is 150  $\mu$ s even if the external C<sub>ss</sub> capacitance is lower than 680 pF or the pin is open.

#### 8.2.2.6 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage with the typical gain and offset as specified in the *Electrical Characteristics*.




图 8-3. Tracking Operation Simplified Schematic

$$V_{FR} = 0.75 \times V_{SS/TR}$$

(15)

When the SS/TR pin voltage is above 0.8 V, the internal voltage is clamped and the device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage in PFM mode, the device does not sink current from the output. The resulting decrease of the output voltage can therefore be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin, which is 6 V. The SS/TR pin is internally connected with a resistor to GND when EN = 0.

If the input voltage drops below undervoltage lockout, the output voltage will go to zero, independent of the tracking voltage. 8-4 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function. See # 8.3.3 in the systems examples.






图 8-4. Schematic for Ratiometric and Simultaneous Start-up

The resistive divider of R7 and R8 can be used to change the ramp rate of VOUT2 to be faster, slower, or the same as VOUT1.

A sequential start-up is achieved by connecting the PG pin of VOUT of device 1 to the EN pin of device 2. PG requires a pullup resistor. Ratiometric start-up sequence happens if both supplies are sharing the same soft-start capacitor.  $\overline{\beta}$   $\overline{E}$   $\overline{\chi}$  14 gives the soft-start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

#### Note

If the voltage at the FB pin is below its typical value of 0.6 V, the output voltage accuracy can have a wider tolerance than specified. The current of 2.5  $\mu$ A out of the SS/TR pin also has an influence on the tracking function, especially for high resistive external voltage dividers on the SS/TR pin.

# 8.2.2.7 Output Filter and Loop Stability

The devices of the TPS62903 family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with 5程式 16:

$$f_{LC} = \frac{1}{2\pi\sqrt{L\cdot C}} \tag{16}$$

Proven nominal values for inductance and ceramic capacitance are given in # 8.2.2.3 and are recommended for use. Different values can work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in SLVA463.

The TPS62903 devices include an internal 3-pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per 方程式 17 and 方程式 18:


$$f_{zero} = \frac{1}{2\pi \times R_1 \times 3pF}$$

$$f_{pole} = \frac{1}{2\pi \times 3pF} \times \left(\frac{1}{R_1} \times \frac{1}{R_2}\right)$$
(17)
(17)


Though the TPS62903 devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in power save mode, improved transient response, or both. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in SLVA289 and SLVA466.




# 8.2.3 Application Curves









25






































# 8.2.4 Typical Application with Setable $V_0$ using VSET




图 8-65. Typical Application Circuit (VSET)

### 8.2.4.1 Design Requirements


VSET allows you to set the output voltage using only one resistor to ground on the FB/VSET pin.  $\frac{1}{2}$  shows the 16 available options.

#### 8.2.4.2 Detailed Design Procedure

The VSET option needs to be selected using the MODE/S-CONF pin. Once the device is configured to VSEToperation,  $V_0$  is sensed only through the VOS-pin by an internal resistor divider. The target  $V_0$  is programmed by an external resitor R2 connected between FB/VSET and GND.




## 8.2.4.3 Application Curves




35









# 8.3 System Examples

### 8.3.1 LED Power Supply

The TPS62903 can be used as a power supply for power LEDs. The FB pin can be easily set to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Since this pin provides 2.5  $\mu$ A, the feedback pin voltage can be adjusted by an external resistor per 方程式 19. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62903. 图 8-80 shows an application circuit, tested with analog dimming.




图 8-80. Single Power LED Supply

The resistor at SS/TR defines the FB voltage. It is set to 304 mV by  $R_{SS/TR} = R4 = 162 \text{ k} \Omega$  using 方程式 19. This cuts the losses on R4 to half from the nominal 0.6 V of feedback voltage while it still provides good accuracy.

$$V_{FB} = 0.75 \times 2.5 uA \times R_{SS/TR}$$

(19)




The device now supplies a constant current set by resistor R2 from FB/VSET to GND. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in SLVA451.

### 8.3.2 Powering Multiple Loads

In applications where the TPS62903 is used to power multiple load circuits, the total capacitance on the output can be very large. In order to properly regulate the output voltage, there needs to be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low-ESR ceramic capacitors, the output voltage ripple can get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a pcb, these loads are typically distributed across the board. This adds enough trace resistance (R<sub>trace</sub>) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 m  $\Omega$ . The total capacitance n x CIN in the use case below was 32 × 47  $\mu$  F of ceramic X7R capacitors.



#### 图 8-81. Multiple Loads

#### 8.3.3 Voltage Tracking

Device 2 follows the voltage applied to the SS/TR pin. A ramp on SS/TR to 0.8 V ramps the output voltage according to the 0.6-V reference on  $V_{FB}$ .

Tracking the 3.8 V of device 1 requires a resistor divider on SS/TR of device 2 to ouput 0.8 V when the output voltage divider of device 1 is 0.6 V. The output current of 2.5  $\mu$ A from the SS/TR pin cases an offset voltage on the resistor divider formed by R7 and R8. The equivalent resistance of R7 // R8 should therefore be kept below 15 k  $\Omega$ .






图 8-83. Tracking

# 9 Power Supply Recommendations

The power supply to the TPS62903 needs to have a current rating according to the supply voltage, output voltage, and output current of the TPS62903.



# 10 Layout

# **10.1 Layout Guidelines**

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS62903 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation, and noise sensitivity.

See 🕅 10-1 for the recommended layout of the TPS62903, which is designed for common external ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin of TPS62903. Also, connect the VOS pin in the shortest way to VOUT at the output capacitor.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths, conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for traces with high dv/dt. Therefore, the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (for example SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane. The same applies to VSET resistor if VSET is used to scale the output voltage.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help to spread the heat through the pcb.

In case any of the digital inputs EN, and MODE/S-CONF need to be tied to the input supply voltage at  $V_{IN}$ , the connection must be made directly at the input capacitor as indicated in the schematics.

The recommended layout is implemented on the EVM and shown in its user's guide, SNVU745.

# 10.2 Layout Example




图 10-1. Layout



#### **10.2.1 Thermal Considerations**

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design, for example, increasing copper thickness, thermal vias, number of layers
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and (SPRA953).

The TPS62903 is designed for a maximum operating junction temperature  $(T_J)$  of 150°C. Therefore, the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it is recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.

The device is qualified for long term qualification with 150°C junction. For more details about the derating and life time of the HotRod package, see the application note: SPRACS3.



# 11 Device and Documentation Support

# 11.1 Device Support

# 11.1.1 Development Support

## 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62903 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

# 11.4 Trademarks

DCS-Control<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. SmartConfig<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# PACKAGE OUTLINE

# **RPJ0009A**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




**RPJ0009A** 



# **EXAMPLE BOARD LAYOUT**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# **EXAMPLE STENCIL DESIGN**

# **RPJ0009A**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.





# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62903RPJR	ACTIVE	VQFN-HR	RPJ	9	3000	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 150	FN8	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司